DOCUMENT DTI-UM-2769-2

USER MANUAL FOR DATA TRANSLATION INCORPORATED DT2769 REAL-TIME CLOCK

COPYRIGHT 1979

DATA TRANSLATION

100 Locke Drive, Meriboro, MA 01752/(617) 481-3700

ALL RIGHTS RESERVED. NO PART OF THIS PUBLICATION MAY BE REPRODUCED, STORED IN A RETRIEVAL SYSTEM, OR TRANSMITTED, IN ANY FORM BY ANY MEANS, ELECTRONIC, MECHANICAL, PHOTOCOPYING, RECORDING, OR OTHERWISE, WITHOUT THE PRIOR WRITTEN PERMISSION OF DATA TRANSLATION, INC.

Information furnished by Data Translation is believed to be accurate and reliable. However, no responsibility is assumed by Data Translation for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted to implication or otherwise under any patent rights of Data Translation, Inc.

TABLE OF CONTENTS

CHAPTER 1	Introduction			
.•	1.1	General Description	. 1	
CHAPTER 2	Specifications			
	2.1.1	Clock	2	
	2.1.2	Input Output Signals	2	
	2.1.2.1	Input Signals	2	
	2.1.2.2	Output Signals	2	
	2.1.2.3	Power Requirements (From Bus Power Supply)	3	
CHAPTER 3	3.1	Introduction		
	3.2	Summary of Registers	4	
	3.3	Detailed Register Description	4 4	
	3.3.1	Control-Status Register (CSR)	=	
	3.3.2	Buffer/Preset Register	4,5,6 7	
CHAPTER 4	Operation ar	nd Programming		
•	4.1	Base Address Selection	8	
	4.2	Vector Address Selection	9	
	4.3	Operation Modes	10	
	4.3.1	Single Interval - (Mode O)	10	
	4.3.2	Repeated Interval (Mode 1)	10	
	4.3.3	External Event Timing (Mode 2)	10	
	4.3.4	External Event Timing from Zero Base	•	
	4.4	(Mode 3)	11	
	4.4.1	Typical Program Sequence Single Interval	11	
	4.4.2		11	
	4.4.3	Repeated Interval	. 11	
	4.4.4	External Event Timing (Mode 2)	12	
	3.3.3	External Event Timing from Zero Base		
	4.5	(Mode 3) User Interfacing	12 12,14	
CHAPTER 5	Schmitt Trigo	ger Operation	,-,-	
	5.1	Introduction	96	
	5.2	Schmitt Trigger Usage	15 15	
	5.3	Schmitt Trigger Slope/Level		
		Adjustments	16	
	5.4	External Control of Schmitt Trigger	17 10	
	5.5	Figure 5.5	17,18	
	5.6	DT2769 Slope Selection	19	
	5.7	Slope/Reference Level Selector	20	
		Switches and Controls	21	
		= 		

..../cont.

TABLE OF CONTENTS (Cont.)

CHAPTER 6	Testing	,	
• .	6.1 6.2.1 6.2.2 6.3 6.4 6.5 6.6	Equipment and System Requirements Loading SP0023 from Paper Tape Loading Floppy Disk Using SP0023 Test Descriptions SP0023 Program Description Requirements to Run Diagnostics	22 22 23 23 24 24,25 26
APPENDIX A		SP0023 SOFTWARE LISTINGS	27 (1-32.1)
APPENDIX B		DT2769 CIRCUIT SCHEMATICS	28
		TECHNICAL DRAWINGS	



INTRODUCTION

1.1 General Description

The DT2769 interface board is a Real-Time Clock system for users of the Digital Equipment Corporation (DEC) LSI-11 series of microcomputers. The DT2769 Real-Time Clock system is constructed on a standard DEC dual-height card that plugs directly into the LSI-11, LSI-11/2, PDP-11/03, or Heath H11 backplane. The DT2769 Real-Time Clock is totally compatible with the DEC KWV-11 Real-Time Clock but occupies only half the board space.

The Data Translation Real-Time Clock boards offer the user a full 16 bit event/interval counter that can be programmed to count at 5 internal crystal controlled frequencies, an external input, or from the Bus Event Line (50/60 Hz). In addition the counter can be programmed to operate in any one of the following 4 modes:

- 1) Single Interval
- 2) Repeated Interval
- 3) External Event Timing
- 4) External Event Timing from Zero Base

Thus offering the user the greatest flexibility in programming the Real-Time Clock.

The Data Translation Real-Time Clock boards also include two Schmitt triggers each of which can be set to fire at any level between $\pm 12V$ and on either the positive or negative slope. These Schmitt triggers allow the user to start the clock, initiate A/D conversions, or generate program interrupts in response to external events.

User interfacing for Schmitt triggers and clock overflow signals is accomplished through the multi-pin connector (J1). In addition to appearing on (J1) the clock overflow pulse and Schmitt trigger pulse also appear on tab connectors allowing the user to jumper them directly to other boards via module jumpers.

The selection of the Control-Status Register address, interrupt vector address, and Schmitt trigger slope and level conditions are done through DIP switches. In addition provision is also made through the I/O connector J1 for external user provided slope switches and level controls for both Schmitt triggers.

SPECIFICATIONS

The following specifications for the Data Translation Real-Time 2.1 Clock boards are @ 25°C unless otherwise specified.

2.1.1 Clock :

Oscillator Accuracy 0.01%

Range

Crystal Oscillator Base Frequency = 10MHz

Divided into 5 rates = (1MHz, 100KHz, 10KHz,

1KHz. 100Hz)

Other sources = line frequency, Schmitt trigger 1 input

Input Output Signals 2.1.2

All inputs and outputs are TTL compatible unless otherwise specified.

2.1.2.1 Input Signals

1. STI IN (Schmitt Trigger 1 Input)

Maximum Input Range

±30V

Triggering Range

±12V (settable by means of potentiometer)

or TTL

Triggering Slope

User selectable by means of switch for

either positive or negative slope.

Origin

User device

Response Time

For analog level depends on waveform and

amplitude for TTL logic levels typically 600nS

Hysteresis

Approximately 0.5V, positive and negative

Characteristics

Single ended (input 100 Kg impedance to

ground)

2. ST2 IN (Schmitt Trigger 2 Input)

Same as ST1 IN

Output Signals 2.1.2.2

1. CLK OVL (Clock Overflow)

Asserted Level

Low

Destination

User device (A/D system typically)

Duration

and the second of the second o

Approximately 500nS

Characteristics

TTL open collector driver with 470 Ω pullup to +5V. Maximum source current from

output through load to ground when output is

high ($\geqslant 2.4V$) is 5mA.

Characteristics (cont.)

Maximum sink current from external source voltage through load to output when output is low (≤ 0.8V) is 8mA

- ST1 OUT (Schmitt Trigger 1 Output)
 Same as CLK OVL
- ST2 OUT (Schmitt Trigger 2 Outputs)
 Same as CLK OVL

2.1.2.3 Power Requirements (From Bus Power Supply)

DT2769: +5V. 1.75 Amps. MAX. +12V 10mA Typical

PROGRAMMING REGISTERS

3.1 Introduction

The interface registers of the DT2769 are designed to meet the requirements of standard DEC PDP-11 interfaces. As such, they are structured around a Control and Status Register for complete software control of the interface. The registers of the DT2769 are bit for bit compatible with the DEC KWV-11 Real-Time Clock. This chapter describes in detail the bit definitions of the Real-Time Clock registers.

3.2 Summary of Registers


The following is a brief summary of the registers used by DT2769. The term base refers to the device address (See Chapter 4).

Register Name	Address	Comments
Control-Status Register (CSR)	Base	R/W Byte Addressable
Buffer/Preset Register (BPR)	Base + 2	R/W Word Addressable Only

3.3 <u>Detailed Register Description</u>

The following sections describe the interface registers in detail and are the same for both the DT2769 and DT1709.

3.3.1 Control-Status Register (CSR) Byte Addressable Base



Upper Byte

÷

ST2 FLAG (bit 15) Read/Write to Zero

This bit is set by the firing of Schmitt Trigger 2 or by setting MAINT ST2 (bit 9) in any mode while GO (bit 0) or ST2 GO ENA (bit 13) is set. This bit is cleared under program control or when the GO bit is set unless the ST2 GO ENA bit had previously been set. The bit must be cleared after servicing an ST2 interrupt OVFLO FLAG (bit 7) interrupt if both are simultaneously in the enabled state. This bit is initialized to zero.

Chapter 3 Continued.

INT2 (bit 14) Read/Write

When set, this bit enables interrupts to be generated upon the ST2 FLAG (bit 15) becoming set. This bit can be set and cleared under program control and is cleared by bus init.

ST2 GO ENA (bit 13) Read/Write

When set will allow the assertion of ST2 FLAG (bit 15) to set the GO bit (bit 0) and simultaneously clear ST2 GO ENA (bit 13). This bit is set and cleared under program control and is also cleared when the GO bit (bit 0) is set or by bus init.

FOR (bit 12) Read/Write

This bit is set if the counter overflows while OVF FLAG (Bit 7) is set or if ST2 is fired while ST2 FLAG is set indicating for either case an overrun condition in which the hardware is running faster than the software can handle. This bit can be set and cleared under program control and is also cleared by setting the GO bit or by bus init.

D10 (bit 11) Read/Write

Setting this bit disables the internal crystal oscillator and is used in conjunction with bit 10 (MAINT. OSC) for maintenance and diagnostic purposes. This bit is set and cleared under program control.

MAINT OSC (bit 10) Write/Read as Zero

Setting this bit simulates one cycle of the internal 10MHz crystal oscillator. This bit is typically used by the diagnostic programs to test the clock counter and divider chain for proper operation. This bit is set under program control and always reads back as zero.

MAINT ST2 (bit 09) Write/Read as Zero

Setting this bit simulates the firing of ST2. All digital functions initiated by ST2 can thus be exercised under program control. This bit is also typically used by diagnostic programs. The bit is set under program control and always reads back as zero.

MAINT ST1 (bit 08) Write/Read as Zero

Setting this bit simulates the firing of ST1. All digital functions initiated by ST1 firing can thus be exercised under program control. This bit is set under program control and always reads back as zero.

OVFLO FLAG (bit 07) Read/Write to Zero

This bit is set whenever the clock/counter register overflows indicating the occurrence of the overflow. This bit can be cleared under program control when the GO bit is set or by bus init.

INTOV (bit 06) Read/Write

When set this bit enables the assertion of OVFLO FLAG to generate an interrupt to the processor. This bit is set and cleared under program control.

RATE(2-0) (bits 5-3) Read/Write

These bits are decoded to select the input time base for the clock/
counter register from one of eight sources as outlined in the
following table.

RATE 2 (bit 5)	RATE 1 (bit 4)	RATE 0 (bit 3)	RATE SELECTED
0	0	0	STOP
0	0	1	1MHz
0	1	0	100KHz
0	1	1	10KHz
1	0	0	1KHz
1	0	1	100Hz
1	1	0	ST1
1	1	. 1	BEVNT (50/60Hz LTC)

The RATE select bits are set and cleared under program control and cleared by bus init.

MODE (1-0) (bits 2-1) Read/Write
These bits are decoded to select one of four possible modes for clock operation as outlined in the following table:

MODE 1 (bit 2)	MODE 0 (bit 1)	MODE Selected
0	0	MODE 0 Single Interval
0	1	MODE 1 Repeated Interval
1	0	MODE 2 External Event Timing
1	1	MODE 3 External Event Timing From Zero Base

. . . .

Chapter 3 Continued

These bits are set and cleared under program control and are also cleared by bus init.

GO (bit O) Read/Write

Setting this bit initiates all counter on this board as determined by the setting of the RATE and MODE select bits. When cleared this bit causes the counter to be inhibited and cleared. The bit can be set and cleared under program control, in addition, it can also be set when ST2 FLAG is set while ST2 GO ENA is set. This bit stays set in MODE 1, 2 and 3 operation until explicitly cleared by the program. This bit can also be cleared when the counter overflows in MODE 0 operation or by bus init.

3.3.2 <u>Buffer/Preset Register</u> (BPR) Word Addressable Only

The BPR is a 16 bit, word addressable only, read/write register. This register is used in two different ways depending on the mode of operation selected. In MODE 0 and 1 operation, this register is loaded with the 2's complement of the number, of the number of clock counts desired before counter overflow. In MODE 2 and 3 operation this register provides indirect reading of the clock counter.

OPERATION AND PROGRAMMING

4.1 Base Address Selection

The Base Address of the DT2769 which is the I/O address assigned to the Control-Status Register (CSR) is user selectable by means of DIP switches SWI and SW2 located near the bus interface logic as shown on Figure 5.0. The Buffer/Preset Register address is then always two locations greater than the CSR (Base) address. The DIP switches allow the user to set the base address anywhere in the 170000₀ - 177774₀ address space in increments of 4₈. The recommended base address for the DT2769 is 170420₀ and is the address set at the factory. Figure 4.1 shows how stritches SWI and SW2 must be set to generate this base address.




Figure 4.1

Switch Setting for Base Address of 1704208

As shown in Figure 4.1 a switch in the "ON" position represents a "1" in the corresponding bit location and a switch in the "OFF" position represents a "0" in the corresponding bit location. Consequently switches a, 2, 3, 5, 6 and 7 on SW1 and switches 1 and 2 on SW2 are in the "OFF" position signifying zeroes while switches 4 and 8 on SW1 are in the "ON" position signifying ones.

- 4.2 <u>Vector Address Selection</u>
 The DT2769 Real-Time Clock system is capable of generating two distinct interrupt vectors to the LSI-11 processor. These interrupts can occur when.
 - Schmitt Trigger #2 is Fired
 Clock/Counter Overflows

Each of these two events can generate a unique interrupt to the processor with the internal priority being arranged such that the clock overflow interrupt has the higher priority of the two if both occur simultaneously and are both enabled. The interrupt vector address of the clock overflow interrupt can be assigned any address in the 0008 - 7708 vector address space in 108 increments. The interrupt vector of the ST2 interrupt is then always 48 locations higher than the clock overflow interrupt address. The recommended interrupt vector address for the DT2769 is 4408 and is set to that value at the factory. Figure 4.2 shows how switch SW2 must be set to generate this address.




Figure 4.2
Switch Setting For Vector Address of 440₈

4.3 Operation Modes
The DT2769 Real-Time Clock system can be programmed to
run in four distinct modes making the Real-Time Clock useful for a
variety of different applications such as interval generation, event
counting, pulse generator, etc. The Clock Operating modes are:

1) Single Interval - Mode 0
2) Repeated Interval - Mode 1
3) External Event Timing - Mode 2

4) External Event Timing from Zero Base - Mode 3

In the following subsection the use of each of the four operating modes will be described in detail.

Single Interval - (Mode 0) 4.3.1 This mode of operation is used to generate a fixed interval for such applications as known delays. In this mode of operation the user loads the BPR with the 2' complement of the required number of clock pulses to be counted that will generate the amount of time delay required at the user selected clock frequency. For example, loading the BPR with -100 at a clock frequency of 1KHz would generate a 100ms time delay. The user then sets the GO bit either directly or by a Schmitt Trigger 2 event with bit 13 of the CSR set. When the GO bit becomes asserted the clock/counter is loaded with the value held in the BPR and then clocked at the selected frequency until overflow accurs. When the clock overflows the overflow bit (bit 7) of the CSR is set which can generate an interrupt to the processor if enabled or be checked under program control; clock overflow also causes the GO bit to be reset thus turning the clock off.

Repeated Interval (Mode 1)
This Mode of operation is similar to Mode 0 operation in that the BPR is loaded with the 2' complement of the desired clock counts required before overflow. The user then sets the GO bit and (either directly or via ST2) wait for the clock overflow. In this mode however the clock overflow will not clear the GO bit but instead reloads the counter from the BPR and continues counting without loss of any clock pulse. This process continues until the user clears the GO bit. In this way the user can generate a fixed frequency pulse train (overflow pulses) with any period within the range of the clock counter and the 5 crystal frequencies. For example loading the BPR with -1 and selecting 1MHz operation would generate a 1MHz pulse train. In general the overflow rate is equal to the oscillator rate divided by the absolute value of the present register.

4.3.3 External Event Timing (Mode 2)
This mode of operation is used to determine the time between a sequence of external events. In this Mode the user sets the GO bit which causes the clock/counter to be cleared and then incremented at the selected rate until the GO bit is cleared by the user under program control. The clock counter thus started will continue to free run (count) until explicitly turned off. Now each firing of ST2 by an external event will cause the instantaneous value of the clock/counter to be

latched in the BPR and the ST2 FLAG to be set. The ST2 FLAG can be used to inform the program of the external event through interrupt or programmed testing of the ST2 FLAG. The program can then read the BPR and record the time of each occurrence of the event. During this time the clock is still free running after each event and after overflow, interrupts on overflow may be enabled to alert the program of each overflow condition.

- 4.3.4 External Event Timing From Zero Base (Mode 3)
 This mode of operation is identical to Mode 2 operation except that the counter is reset to zero after the occurrence of each event.
- 4.4 <u>Typical Program Sequence</u>
 In this section typical programming sequences are outlined for operating the Real-Time Clock in each of the four modes of operation.
- 4.4.1 Single Interval


 1) User program loads BPR with 2's complement of desired clock count.
 - 2) User program sets CSR for Mode 0 operation and selects appropriate rate.
 - 3) User program sets the GO bit or sets ST2 GO ENA and waits for an external event to set the GO bit. When the GO bit gets set the counter is loaded and enabled.
 - 4) Counter increments until overflow, then clears the GO bit and stops.
 - 5) Clock overflow causes the Overflow Flag to be set which can issue an interrupt if INTOV (CSR bit 6) has been previously set, or waits for program intervention if interrupts had not been enabled.
 - 6) The program responds to the interrupt or responds as a result of other events (i.e. testing the Overflow Flag or the A/D Done Flag if overflow was used to start and A/D conversion). The program reads the CSR, clears the Overflow Flag, and if no counting or mode changes are required, sets the GO bit or ST2 GO ENA bit to reenter the sequence at step 3.
- 4.4.2 Repeated Interval
 - 1) User program loads BPR with the 2's complement of the word count.
 - 2) Program sets the CSR for Mode 1 operation at selected frequency.
 - 3) User program sets the GO bit or sets the ST2 GO ENA bit and waits for an external event to set the GO bit. When the GO bit gets set the counter is loaded and enabled.
 - 4) The clock/counter increments until an overflow occurs.
 - 5) When clock overflows the clock/counter is reloaded from the BPR and reenabled to count. The Overflow Flag is set which will generate an interrupt to the processor if enabled.

- 6) If a second overflow occurs before first is serviced then the Flag Over Run (FOR) bit of the CSR is set alerting the processor of a loss of data.
- 7) Program responds to overflow by reading the CSR, clearing the Overflow Flag and if no changes are required sets the GO bit or the ST2 GO ENA bit to reenter the sequence of step 3.
- 4.4.3 External Event Timing (Mode 2)


 1) Program selects Mode 2 operation the desired rate and sets the GO bit in the CSR.
 - 2) The DT2769 or DT1709 responds by clearing the counter incrementing it at the selected rate until the GO bit is cleared.
 - 3) Now ST2 pulses will latch the instantaneous reading of the clock/counter into the BPR and also set the ST2 FLAG which will generate an interrupt if enabled. Program can go and read current value of BPR to record time of event.
 - 4) Clock continues to count even after overflow, however overflow will set Overflow Flag and generate an interrupt if enabled.
 - 5) Process continue until program clears GO bit.
- 4.4.4 External Event Timing From Zero Base (Mode 3)
 The operation here is identical to Mode 2 except that the clock/counter is cleared after every ST2 pulse.

4.5 USER INTERFACING

A 40-pin Berg connector (J1) has been provided for user inputs and and outputs. In addition to this connector two extra tab connectors have been provided that bring out the clock overflow and ST1 outputs. These tabs are electrically in parallel with pins RR (CLK OVL) and UU (ST1 OUTL) of the 40-pin connector (J1) and are intended to facilitate connections by means of module jumpers to the clock overflow and external start inputs on the DT2762 analog input board. The pin outs on connector (J1) are given in figure 4.0a. This connector is exactly compatible with the DEC KWV11-A



The pin locations for connector J1 when looking into the connector are shown below:



SCHMITT TRIGGER OPERATION

5.1 Introduction

The DT2769 Real-Time Clock system has on board two user adjustable Schmitt Triggers. These Schmitt Triggers are used to condition input waveforms to a form that can be used by the DT2769. Both Schmitt Triggers can be adjusted to trigger at any level in the ±12 volt range by means of the potentiometers labled ST1 LVL ADJ and ST2 LVL ADJ as shown on Figure 5.0. The Schmitt Triggers can also be set to trigger at TTL thresholds and on either the positive or negative slope of the input signal. The details on how the Schmitt Trigger firing level and slopes are set is given in Section 5.3.

The two Schmitt Triggers are identical in operation but perform totally different functions. The two Schmitt Triggers are labeled ST1 and ST2 and will be referred to by these names in the remainder of this manual.

5.2 Schmitt Trigger Usage

The two Schmitt Triggers provided on the DT2769 interface are operated and programmed in identical manners as described in the next section. The use of the two Schmitt Triggers are somewhat different as described below:

- The output pulses of STI can be counted by the clock counter hence STI can be used to generate a time base for the clock counter if a periodic signal is attached to its input. STI can also be used to count events if STI is fired at each event and is selected as the clock input (Rate = 110). STI outputs also appear on the Faston tab labeled STI OUT as shown in Figure 5.0 and on pin uu of connector JI. This pulse may be used as a trigger to the DT2762 A/D system or any other user application.
- ST2 The output pulses of ST2 are used to control clock operation in the following two ways:
 - 1. Turns Clock On
 - 2. Saves Counter Reading in BPR

Each of the two usages of ST2 are described below in detail.

- 1. Turning Clock On When the ST2 GO ENABLE bit (CSR bit 13) is set, firing ST2 in any mode sets the GO bit and initiates counter action, causes the ST2 FLAG (CSR bit 15) to be asserted, and generates an interrupt if enable.
- 2. Saving Counter Reading When the GO bit is set in Modes 2 and 3, firing ST2 causes the BPR to be loaded from the counter, the ST2 FLAG to be set, and an interrupt to be generated if enabled.

The ST2 pulse also appears on pin SS of connector J1 and may be used for other external applications.

Chapter 5 (Continued)

5.3 Schmitt Trigger Slope/Level Adjustments

The technique and methods for setting the slope and level for both Schmitt Triggers is identical. Hence the discussion will encompass both Schmitt Triggers simultaneously.

Slope and level adjustments for the Schmitt Triggers are done by use of Switch SW3 and the two potentiometers labelled ST1 LVL ADJ and ST2 LVL ADJ. Each Schmitt Trigger has associated with it three switches on SW3 and a potentiometer. The usages of these switches and the potentiometer are outlined in Table 5.3. Figure 5.1 shows how the slope terminology is used while Figure 5.2 shows how the switch SW3 is wired.


SW3 SWITCH NO.	USAGE
1	When this switch is on and switch 2 is off the firing level of ST1 is set by means of the ST1 LVL ADJ potentiometer anywhere in the ±12 volt range.
2	When this switch is on and switch 1 is off the firing level of ST1 is set to the TTL level and the potentiometer has no effect. Note: Both switches 1 and 2 should not be on together.
3	When this switch is on and switch 4 is off the firing level of ST2 is set by means of the ST2 LVL ADJ potentiometer anywhere in the ±12 volt range.
4	When this switch is on and switch 3 is off the firing level of ST2 is set to the TTL level and the potentiometer has no effect. Note: Switches 3 and 4 should not be on together.
5.	When this switch is in the OFF position ST1 will fire on the negative slope of the input signal (high to low transition for a square wave). In the ON position ST1 will fire on the positive slope of the input signal (low to high transition of a square wave.)
6.	When this switch is in the OFF position ST2 will fire on the negative slope of the input signal. In the ON position ST2 will fire on the positive slope of the input signal.
7-8	Not used.

Table 5.3

5.4 <u>External Control of Schmitt Trigger</u>


The 40 pin user connector Jl provides connections that allow the user to set the Schmitt trigger slope and firing levels from external user supplied circuitry. In order to use the external circuitry the following board configuration is required.

- I If slope is to be externally controlled then the slope switch on board must be set to the off position. If external slope control is not required then the user should set this switch to the desired slope setting.
- If the triggering level is to be externally controlled then the variable slope switch for the Schmitt trigger must be selected. Note that the TTL firing level is not externally controllable. The user should also make sure that the onboard level potentiometers are close to the center of their ranges. This is accomplished by lining up the screwdriver slot of the potentiometer with the stop tab (see figure below).



External Slope Setting


To control the slope of a Schmitt trigger the user requires a single switch which is connected as shown below:



External Level Control

External level control over the entire ±12 volt range requires a user supplied potentiometer. The value of the potentiometer should not be less than 5K and should not be greater than 20K.

Any potentiometer in this range will be adequate. The number of turns of the potentiometer is not critical, however, a potentiometer with greater turns will allow for a finer level adjust. The connection of the external potentiometer is shown below:



Then varying the potentiometer over the full range will change the firing level over the full ± 12 volt range.






Figure 5.5



NOTE:

ST is retriggered only after input waveform has moved beyond opposite threshold and then again passed selected threshold.

(a) SLOPE SELECTION: SLOPE switch ON (Positive Slope)



NOTE:

ST is retriggered only after input waveform has moved beyond opposite threshold and then again passed selected threshold. (b) SLOPF SELECTION: SLOPE switch OFF (Negative Slope)




Figure 5.7 SLOPE/REFERENCE LEVEL SELECTOR SWITCHES AND CONTROLS

(NOTE SWITCHES 1 and 2 OR SWITCHES 3 and 4 SHOULD NOT BE ON TOGETHER)

TESTING

Equipment and System Requirements
In order to assist the user in testing the operation of the DT2769
Real-Time Clock, Data Translation has developed a comprehensive
software diagnostic aid designated SP0023. This software is
provided in either of the two media: Paper Tape for minimum,
paper tape based LSI-11 Systems, or Floppy Disks for more
sophisticated RT-11 Systems. The system and test equipment
requirements for this software are given below:

SP0023 System Requirements

Paper Tape:
KD11-F (LSI-11) processor, ECO #10 or greater

OY

KD11-HA (LSI-11/2) processor

Minimum of 4K words RAM Serial Interface at Standard DEC console address Paper tape reader Data Translation DT2769 Real-Time Clock

Floppy Disk: KD11-F (LSI-11) processor, ECO #10 or greater

or

KD11-HA (LSI-11/2) processor

Minimum of 8K words RAM
System console terminal at standard DEC console address
DEC compatible dual floppy disc drive system
RT-11 operating system (Version 2 or Version 3)
Data Translation DT2769 Real-Time Clock board.

Test Equipment Requirements

10MHz or greater bandwidth oscilloscope.

- 6.2.1 Loading SP0023 From Paper Tape
 SP0023 is supplied in PDP-11 absolute loader format. To load this release into memory the following steps must be taken:
 - Load the LSI-11 absolute loader (see DEC documentation for information on this).
 - 2. Place the paper tape in the paper tape reader.
 - 3. Start the absolute loader at location XXX500 where XXX is determined by the following table:

SYSTEM MEMORY SIZE	XXX
4K	017
***	037
8K	057
12K	037

SYSTEM MEMORY SIZE	XXX
16K	0 77
20 K	117
24K	137
28K or greater	157

Following this procedure will cause SP0023 to be loaded into memory and executed.

Loading Floppy Disk
The SP0023 diskette contains an RT-11 memory image file called SP0024.SAV. This is a linked and executable version of SP0023. To load and execute SP0023 the user should boot up RT-11 in the usual way with the system disk in drive Ø. When RT-11 comes up the user should insert the SP0023 disk into drive 1 and type the following command string to the RT-11 monitor;

.RUN DX1:SP0023 (Return)

This will cause SP0023 to be loaded and executed, at this time the SP0023 monitor will have control of the system and RT-11 will be flushed.

Using SP0023

SP0023 is a stand-alone software diagnostic package that allows the user to test Data Translation's dual-height series of LSI-11 interface cards. SP0023 does not need RT-11 once it has been loaded and in fact it flushes RT-11 from the system after it has loaded. To allow the user to control the testing procedure a monitor has been included in SP0023 that interfaces to the user. When SP0023 is brought up this monitor is automatically entered. On start up the resident monitor prints out the directory of the various Data Translation interface boards that can be test by SP0023 followed by the monitor prompt character ">" (a right angle-bracket). At this point the user should set the desired model number to be tested using the MODEL command, for example

>M (Space) DT2769 (Return)

would set up SP0023 to test the DT2769 Real-Time Clock. The monitor would then invoke all the necessary initialization routines to test this board and confirm the board model by printing out a confirmation message followed by the default base and vector addresses that will be used. These base and vector addresses have been preset at the factory and need not be changed. If for some reason however a change in the base or vector address is required the user can modify locations 542(base address) and 544(vector address) to the new address. In order to easily facilitate this change the SP0023 monitor also has some subset capabilities of ODT. In particular the user can use the slash and back-slash characters to open and modify memory locations just as in ODT. Therefore if the user needs to change any location he should type the address followed by a slash (/) or back-slash (\), the

(Continued)

monitor will then open that location just as in ODT. The user can roll up or down sequentially in memory by using the line feed or carat (A) keys. The SP0023 monitor is reentered from the ODT mode by typing a carriage return. Like ODT a memory location will only be modified if a valid octal number is typed before any of the ODT terminator characters. For example to change the base and vector address of the DT2769 tests one would type:

>542/170420 170430 (line-feed) >000544/000440 400 (return)

to change the base address to 170430 and vector address to 400. Note that this change is only temporary and the default addresses will be reloaded if the model number is retyped or of SP0023 is reloaded. In addition to these commands the SP0023 test executive allows the user to ask for the model directory, to start tests, to loop or halt on tests or even to reboot RT-11. The commands available to the user under the SP0023 test executive are listed on the following page.

Example: User wants to run a scope loop on Test 2 because an error is encountered. Type:

➤LT (Space) 2

In this case the program will loop on Test 2 and inhibit error printouts.

If a test is run and no errors occur the test will return to the SP0023 command level without any other messages. If however, an error does occur then the test will print out the test number and error code. The user may look up the meaning of each error code in the programming listings given in Appendix A.

- Test Descriptions
 All descriptions of the tests and the set up requirements needed for any particular test are described in detail in the program listings at the beginning of each test.
- SP0023 Program Description
 SP0023 consists of two groups of tests. The first group contains
 248 tests which test all the logic of the interface board. These
 tests contain scope loops for debug purposes and will provide an
 error message if a problem exists. The second set of tests, test
 the operation of the Schmitt Triggers and require some special
 interconnections before each test is run, consult the test
 descriptions preceeding each of these tests to determine the
 required external set up.

A listing of all the tests for testing DT2769 can be found at the beginning of the program listings.

Note, that the user can run all the logic test (1-24) by using the monitor ALL command. Tests 25-28 however must be run individually.

COMMAND

FUNCTION

ALL

Runs all logic tests that are present for the current device. Generates an error if there is no current device.

BOOT

Jumps to the standard hardware bootstrap (173000). Generates an error if there is no bootstrap present.

DIRECTORY

Displays the contents of the current directory. Generates an error if there is no current directory.

EXIT

Halts the processor

MODEL (space)

Displays the parameters associated with the current device. Generates an error if there is no current device.

MODEL (space) DTXXXX

Searches the current directory for the given model number. If found, makes that model the current device. Generates an error of there is no current directory or if the model number can not be found.

TEST (space)

Runs the last test executed

TEST (space) (number)

Runs the indicated test

Test Command prefixes - The following command prefixes are to be used with the TEST command to control the execution of the various tests.

COMMAND PREFIXES TO TEST EXECUTION COMMANDS

R (TEST command only)

repeat this test continuously

L

H

loop on this test if an error is detected

halt test stream if an error is

detected

I

inhibit error printout

A control C will terminate any test.

(Continued)

6.6 Requirements to Run Diagnostics

Please note that when SP0023 is executing the Line Time Clock LTC must be turned on (if available) in order that Test #11 execute properly. If a LTC is not present or is turned of Test #11 will report an error that the clock failed to count at the LTC rate (error code 17 mode = 71).

The user should also avoid using DT2769 on an extender card because in certain backplane configurations the Bus Logic Chips do not function properly (due to additional capacitive and inductive effects) and the board will not operate properly.

Note: When running the diagnostics (SP0023), the user must make sure that all the Schmitt Trigger control switches (near connector) are in the "OFF" or open position. If the diagnostic is run with any or all switches in the closed or "ON" position the timing of the board will change due to events occurring at different edges which in turn will cause the diagnostics to falsely report a variety of errors. After having checked out the board with the diagnostics, the user can then set the Schmitt Trigger control switches as required and program the operation as required.

APPENDIX A

SP0023 SOFTWARE LISTINGS

APPENDIX B
DT2769 CIRCUIT SCHEMATICS

1-	8	CENEDO: THEODIST
2-	1	GENERAL INFORMATION
3-	1	TEST PARAMETER BLOCK (TPB)
3- 4-	_	CSR BIT DEFINITIONS
=	1	INITIALIZATION
4-	11	DISPLAY PARAMETERS
4-	31	MODEL TESTING INFORMATION
5-	1	ERROR REPORTERS
7-	1	SWITCH PACK 53 CONFIGURATION
7-	9	TEST 1: BRPLY FROM ALL REGISTERS
8-	1	TEST 2: CHECK CSR R/W BITS
9-	1	TEST 3: BYTE OPERATION OF CSR
10-	1	TEST 4: BUFFER PRESET REGISTER BITS
11-	_	TEST 5: BINITL ACTION
12-		TEST 6: CLOCK COUNT REGISTER
13-		TEST 7: CLOCK STATE TRANSITIONS
14-	_	TEST 10: OVERFLOW BIT
16-		TEST 11: CLOCK COUNTING, MODE 0
17-	_	TEST 12: CLOCK COUNTING, MODE 0
18-		TEST 13: CLOCK COUNTING, MODE 1
19-	_	TEST 14: MAINTENANCE ST2
2 0-	1	TEST 15: INTERRUPT ON OVERFLOW
21-	1	TEST 16: INTERRUPT ON ST2
22-	1	TEST 17: FLAG OVERRUN BIT
24-	1	TEST 20: OSCILLATOR
26-	1	TEST 21: FREQUENCY DIVIDERS
2 8-	1	TEST 22: MODE 2 OPERATION
29-	1	TEST 23: MODE 3 OPERATION
30-	1	TEST 24: END OF LOGIC TESTS
30-	-	TEST 25: ST2, ST1 OUTPUTS
30-	25	TEST 26: OVERFLOW OUTPUT
31-	1	TEST 27: ST2 OUT TO ST1 IN
32-	1	TEST 30: ST1 OUT TO ST2 IN
	-	TEST SO. SIT OUT TO SIZ IN

```
LIST TTM
1
                         . ENABL
                                 LC
                         TITLE DT2769 TST-11 MODULE
2
3
                         , IDENT /V02.00/
                         PSECT DT2769
5 000000
                 . NLIST BIN
6
7
                 . SBTTL GENERAL INFORMATION
8
       .. ; ...
9
         ; COPYRIGHT (C) 1979, DATA TRANSLATION INCORPORATED. ALL
10
          ; RIGHTS RESERVED. NO PART OF THIS PROGRAM OR PUBLICATION
11
         ; MAY BE REPRODUCED WITHOUT THE PRIOR WRITTEN PERMISSION
12
13
         ; OF DATA TRANSLATION INCORPORATED, 4 STRATHMORE ROAD,
14
         ; NATICK, MASS. 01760.
15
16
         ; THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE
17
          ; WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A
18
19
          ; COMMITMENT BY DATA TRANSLATION INCORPORATED.
20
21
          ; DATA TRANSLATION CANNOT ASSUME ANY RESPONSIBILITY FOR
22
          ; THE USE OF ANY PORTION OF THIS SOFTWARE FOR OTHER THAN
23
          ; ITS INTENDED DIAGNOSTIC PURPOSE IN CALIBRATING AND
24
          ; TESTING DATA TRANSLATION MANUFACTURED ANALOG AND
25
26
          ; DIGITAL INTERFACE BOARDS.
27
28
29
          ; VERSION 02-00
30
31
          ; JAWED WAHID 6-SEP-78
32
          ; EDWIN KROEKER 9-JAN-79
33
34
           ; THIS PROGRAM MODULE CONTAINS ROUTINES TO TEST AND
35
           ; CALIBRATE DTI MODEL DT2769 REAL TIME CLOCK SUBSYSTEMS
36
           ; FOR THE LSI-11. THIS MODULE IS DESIGNED TO OPERATE
37
38
           ; UNDER TST-11 SUPERVISION.
39
```

LIST BIN

40

41

2769 TST-11 MODULE MACRO V03.02B 9-JAN-79 12:12:40 PAGE 1

```
EST PARAMETER BLOCK (TPB)
                             . SBTTL TEST PARAMETER BLOCK (TPB)
     1
    2
                      ; TEST-11 DECLARATION
    3
    4
                              . MCALL TST11
    5
                              TST11
    6 000000
    7
                      j
    8
    9
   10
                      ; TEST PARAMETER BLOCK
   11
   1.2
                      . NLIST BIN
   13
   14
                                              ; ADDRESS OF PARAMETER
                    . WORD
   15 000000 TPB:
                              PARAM
                                             ; PRINT-OUT ROUTINE
   16
                     . BYTE
                              377
                                             ; RESERVED
   17 0000002
                      . BYTE
                                             ; # OF TESTS
                              30
   18 000003
   19
              ; TEST ADDRESS TABLE FOR USE BY TST-11
   20
   21
                     . WORD TEST1, PR7
    22 000004
                      . WORD TEST2, PR7
    23 000010
                     .. WORD TEST3/PR7
   24 000014
                     . WORD TEST4, PR7
    25 000020
                     . WORD TESTS, PR7
    26 0000024
                     . WORD TEST6, PR7
    27 000030
                     . WORD TEST?, PR?
    28 000034
                     . WORD
                              TEST10, PR7
    29 000040 -
                     . WORD TEST11, PR7
    30 000044
                     . WORD TEST12, PR7
    31 000050
                     . WORD
                              TEST13, PR7
    32 000054
                     . WORD TEST14, PR7
    33 000060
                     . WORD TEST15, PR7
    34 000064
                     . WORD TEST16, PR7
. WORD TEST17, PR7
    35 000070
    36 000074
                     . WORD TEST20, PR7
    37 000100
                     . WORD TEST21, PR7
    38 000104
                     . WORD TEST22, PR7
    39 000110
                     . WORD TEST23, PR7
    40 000114
                     . WORD TEST24, PR7
    41 000120
                     . WORD TEST25, 0
    42 000124
                     . WORD TEST26, PR7
    43 000130
                      . WORD TEST27, PR7
    44 000134
                      . WORD
                              TEST30, PR7
    45 000140
    46
```

LIST BIN

47

T2769 TST-11 MODULE MACRO V03. 02B 9-JAN-79 12:12:40 PAGE 2

```
R BIT DEFINITIONS
                           . SBTTL CSR BIT DEFINITIONS
   1
   2
   3
                                          ; ST2 FLAG BIT
                           =BIT15
                    ST2F
             100000
    5
                                          ; ST2 INTERRUPT ENABLE BIT
             040000 INT2
                            =BIT14
   6
    7
                                          ; ST2 GO ENABLE BIT
                            =BIT13
                    ST2G
             020000
   8
   9
                                          ; FLAG OVERRUN BIT.
                    FOR =BIT12
             010000
   10
   11
                                          ; DISABLE OSCILLATOR BIT
             004000 DIO =BIT11
   12
   13
                                          ; MAINTENANCE OSCILLATOR BIT
             002000 MOSC
                           =BIT10
   14
   15
                                          ; MAINTENANCE ST2 BIT
             001000 MST2 =BIT9
   16
   17
                                         * ; MAINTENANCE ST1 BIT
             900400 MST1 =BIT8
   18
   19
                                           ; OVERFLOW BIT
             900200 OVFLO =BIT7
   20
   21
                                          ; OVERFLOW INTERRUPT ENABLE BIT
             000100 INTOV =BIT6
   22
   23
                                          ; GO BIT
                           =BIT0
                     GO
             000001
   24
   25
             000000 RATE0 =0
   26
             000010 RATE1 =BIT3
   27
                           =BIT4
             000020 RATE2
   28
                            =BIT3+BIT4
             000030 RATE3
   29
             000040 RATE4
                            =BIT5
   30
                    RATE5 =BIT3+BIT5
             000050
   31
                            =BIT4+BIT5
              000060 RATE6
   32
              000070 RATE7 =BIT3+BIT4+BIT5
   33
   34
                           =0
              999999
                    MODE0
   35
                           =BIT1
              000002 MODE1
   36
              990004 MODE2 =BIT2
```

=BIT1+BIT2

0006 **MODE**3

والمراوية والمتعاضة فتفاضه فيقافها فيتناه والمتعارض والمتارية والمتارية والمتاريخ والمتعارض والمتعارض والمتاريخ

2769 TST-11 MODULE MACRO V03.02B 9-JAN-79 12:12:40 PAGE 3

```
)1-769 TST-11 MODULE MACRO V03. 028 9-JAN-79 12:12:40 PAGE 4
INITIALIZATION
                              . SBTTL INITIALIZATION
     1
                                                    ; CLEAR SWITCH REGISTER
              005037 INIT:
                              CLR
                                     O#SUR
     3 000144
              000540
                              MOV #170420, @#BASE ; SET UP BASE ADDRESS
     4 000150 012737
              170420
              000542
                                    #440, @#VECTOR ; SET UP VECTOR :
                              MOV
              Ø12737
     5 000156
              000440
              000544
                                                    ; ALL DONE
     6 000164 000207
                              RETURN
     7
                      i
     8
                      j
     9
    10
                              . SBTTL DISPLAY PARAMETERS
    11
    12
                      ; THIS ROUTINE DISPLAYS THE CURRENT SETTING
    13
                      ; OF 'BASE' AND 'VECTOR' ON THE SYSTEM CONSOLE
    14
                      ; TERMINAL.
    15
    16
                      PARAM:
                              PRINT
                                     C BASE ADDRESS = >
    17 000166
                                     @#BASE,R0 ; GET BASE ADDRESS
    18 000212 013700
                              MOV
              000542
                                                     ; DISPLAY
                              OCT16
    19 000216
                              CRLF
    20 000220
                              PRINT CVECTOR ADDRESS = >
    21 000222
                                      @#VECTOR, RØ ; GET VECTOR ADDRESS
                              MOV
    22 000246 013700
              000544
                                                    ; DISPLAY
                              OCT16
    23 000252
                              CRLF
    24 000254
                                                    ; ALL DONE
                              RETURN
    25 000256 000207
    26
                      j
    27
    28
    29
    30
                              . SBTTL MODEL TESTING INFORMATION
    31
    32
                        THIS CODE MODULE CONTAINS THE ROUTINES NECESSARY TO
    33
                      ; TEST THE FOLLOWING DTI INTERFACE MODEL:
    34
    35
                             DT2769 REAL TIME CLOCK
    36
    37
               000144' I2769 ==INIT
    38
               0000001 T2769 ==TPB
    39
```

```
ROR REPORTERS
                              . SBTTL ERROR REPORTERS
    2
                      ; THIS ROUTINE PROVIDES ERROR REPORTING FOR BUS
    3
                       ; TIME-OUT ERRORS (NO BRPLY FROM INTERFACE).
    4
    5
                                       CNO BRPLY WHEN ACCESSING LOCATION >
                       NORPLY: PRINT
    7 000260
                                       R1, R0
                               MOV
    8 000324 010100
                                                        ; DISPLAY ADDRESS
                               OCT16
    9 000326
                               CRLF
   10 000330
                                                        ; DONE
                               RETURN
   11 000332 000207
                       j
   12
                       ; THIS ROUTINE PROVIDES ERROR REPORTING FOR REGISTER
   13
                       ; BIT ERRORS (ONE OR MORE INCORRECT BITS IN A REGISTER).
   14
   15
    16
                                        CREGISTER ERROR>
                               PRINTC
                       REG:
    17 000334
                                        CADDRESS: >
                               PRINT
    18 000356
                                                        ; SAVE RO
                                        RØ
                               PUSH
    19 000372
                                                        ; GET ADDRESS
                                        R1, R0
                               MOV
               010100
    20 000374
                                OCT16
    21 000376
                                CRLF
    22 000400
                                       KEXPECTED:>
                                PRINT
                                                        ; GET EXPECTED VALUE
    23 000402
                                        R2, R0
                                MOV
    24 000416 010200
                                                        ; DISPLAY
                                OCT16
    25 000420
                                CRLF
    26 000422
                                        CFOUND:
                                                  >
                                PRINT
    27 000424
                                                        ; GET BAD BITS
                                        (SP), R0
                                MOV
    28 000440 011600
                                                        ; GENERATE SNAPSHOT
                                        R2, R0
                                XOR
    29 000442 074200
                                                        ; DISPLAY
                                OCT16
    30 000444
                                                         ; FORMATTING
                                CRLF
    31 000446
                                                   >
                                        CBITS:
                                PRINT
                                                         ; GET ERROR BITS
    32 000450
                                        RØ
                                POP
    33 000464
                                                         ; DISPLAY
                                OCT16
    34 000466
                                CRLF
    35 000470
                                                         ; DONE
                                RETURN
    36 000472 000207
```

MACRO 403. 02B 9-JAN-79 12:12:40 PAGE 5

2769 TST-11 MODULE

```
RROR REPORTERS
                     ; CLOCK FUNCTION ERROR REPORTER
    1
    2
                     ; THIS REPORTER HANDLES SOME OF THE CLOCK FUNCTION
    3
                     ; ERRORS (NOT COUNTING, DIVIDER ERRORS, ETC.).
    4
    5
                     CLOCK:
                             PRINTC COLOCK FUNCTION ERROR>
    6 000474
                             PRINT CLAST CSR: >
    7 000524
    8 000542
                                                    ; DISPLAY RO
                             OCT16
                             TAB
    9 000544
                             PRINT CRATE, MODE: > MOV R2, R0
   10 000546
   11 000564 010200
                                                   ; DISPLAY R2
                             OCT8
   12 000566
   13 000570
                             CRLF
                            PRINT CBPR: >
   14 000572
                             MOV 2(R1), R0 ; DISPLAY CURRENT BPR
   15 000602 016100
              000002
                             0CT16
   16 000606
                             CRLF
   17 000610
                                                   ; ALL DONE
   18 000612 000207
                             RETURN
```

•

T2 69 TST-11 MODULE MACRO V03. 028 9-JAN-79 12:12:40 PAGE 6

```
ITCH PACK 53 CONFIGURATION
                         . SBTTL SWITCH PACK 53 CONFIGURATION
   2
                   ; SWITCH PACK 53 MUST HAVE ALL SWITCHES IN THE OFF OR
   3
                   , OPEN POSITION FOR THE FOLLOWING TESTS TO EXECUTE
                   , PROPERLY. FAILURE TO SET S3 IN THIS STATE WILL
   5
                   ; CAUSE EXTRANEOUS ERRORS TO BE REPORTED.
   6
   7
   8
                          . SBTTL TEST 1: BRPLY FROM ALL REGISTERS
   9
  10
                   ; THIS TEST VERIFIES THAT THE INTERFACE SYSTEM RESPONDS
  11
                   ; WITH A BUS REPLY SIGNAL DURING A BUS DATIO BUS CYCLE.
  12
                   ; ALL REGISTERS AVAILABLE ON THE BOARD ARE CHECKED.
  13
  14
  15
                                              ; SAVE SP
; SET UP TRAP TO 4
  16 000614 010602 TEST1: MOV SP, R2
                          RELMOV #3$, R0
  17 000616
                                 RØ, @#4
                          MOV
  18 000624 010037
            900004
                                              ; GET ADDRESS
                                 @#BASE, R1
            013701 2$:
                          MOV
  19 000630
            000542
                                              ; DECLARE LOOP POINT
                          SCOPE
  20 000634
                                              ; DATIO BUS CYCLE
                         CLR (R1)
  21 000636 005011
                                               ; NEXT REGISTER
                                 #2, R1
                         ADD
  22 000640 062701
            000002
                                              ; DECLARE LOOP POINT
                          SCOPE
   23 000644
                                               ; DATIO BUS CYCLE
                                 (R1)
                          CLR
   24 000646 005011
                          EXIT
   25 000650
   26
                   27
   28
                          ERROR CODE 1 - BUS TIMEOUT
   29
   30
                   31
   32
                                              ; GET OFFENDING PC
                           MOV
                                 (SP), R3
   33 000652 011603 3$:
                                 R2, SP
                                               ; RESTORE STACK
                          MOV
   34 000654 010206
```

ERROR 1, NORPLY

JMP

(R3)

9-JHN-/3 14.14.70 FNUL 1

; REPORT ERROR

; CONTINUE TEST

2769 TST-11 MODULE MACRO VØ3. Ø28

35 000656

36 000662 000113

```
TST-11 MODULE MACRO V03. 02B 9-JAN-79 12:12:40 PAGE 8
)TI 769
TEST 2:
       CHECK CSR R/W BITS
     1
                            . SBTTL TEST 2: CHECK CSR R/W BITS
    2
    3
                     ; THIS TEST CHECKS THE READ/WRITE BITS IN THE CSR.
    4
                     ; BITS ARE CHECKED FOR BOTH SET AND RESET CAPABILITY.
    5
    6 000664
             013701
                     TEST2:
                            MOV
                                   @#BASE, R1
                                                  # GET ADDRESS
             000542
    7 000670
                            RELMOV #CSRBIT, R4
                                                 # GET BIT TABLE ADDRESS
    8 000676
             012705
                            MOV
                                   #12, R5
                                                  ; NUMBER OF BITS
             000012
    9 000702
             012402
                    1$:
                            MOV
                                   (R4)+, R2
                                                 ; GET BIT
   10 000704
             010203
                            MOV
                                   R2, R3
                                                 GENERATE MASK
   11 000706
             005103
                            COM
                                   R3
   12 000710
                            SCOPE
                                                 DECLARE LOOP POINT
   13 000712
             010211
                            MOV
                                   R2, (R1)
                                                 ; SET BIT
   14 000714
             011100
                            MOV
                                   (R1), R0
                                                 ; GET BIT
   15 000716
             040300
                            BIC
                                   R3, R0
                                                 ; TEST BIT
   16 000720
             001002
                            BNE
                                   2$
                                                 ; SET - SKIP ERROR
   17
   18
                      **********************
   19
   20
                           ERROR CODE 2 - BIT SET ERROR, CSR
                    j
   21
   22
                      *********************
   23
   24 000722
                           ERROR
                                  2, REG
                                                REPORT ERROR
   25
   26 000726
             005002
                    2$:
                           CLR
                                   R2
                                                 J INIT. TEST REGISTER
   27 000730
                           SCOPE
                                                 DECLARE LOOP POINT
   28 000732
             010211
                           MOV
                                   R2, (R1)
                                                 J CLEAR BIT
   29 000734
             011100
                           MOV
                                   (R1), R0
                                                 ; GET BIT
   30 000736
             040300
                           BIC
                                  R3, R0
                                                 ; TEST BIT
   31 000740
             001402
                           BEQ
                                  3$
                                                 CLEAR - SKIP ERROR
   32
   33
                      34
                    i
   35
                           ERROR CODE 3 - BIT CLEAR ERROR, CSR
   36
   37
                      38
```

ERROR

SOB

EXIT

BIN

3, REG

R5, 1\$

INTOV, DIO, ST2G, INT2

. LIST BIN

GO, BIT1, BIT2, BIT3, BIT4, BIT5

; REPORT ERROR

; ALL DONE

; LOOP UNTIL DONE

39 000742

41 000746

42 000750

46 000752

47 000766

077523

3\$:

j

į

CSRBIT: . WORD

. NLIST

. WORD

40

43

44

45

```
EST 3: BYTE OPERATION OF CSR
                         . SBTTL TEST 3: BYTE OPERATION OF CSR
    1
                    THIS TEST VERIFIES HIGH AND LOW BYTE OPERATIONS
    2
    3
                  ; INVOLVING THE CSR.
    4
    5
                                @#BASE,R1 ; GET ADDRESS
                  TEST3: MOV
    7 000776 013701
            000542
                                            ; CLEAR CSR
                               (R1)
                         CLR
    8 001002 005011
                                            ; INIT. TEST REGISTER
                                R2
                         CLR
    9 001004 005002
                                             ; DECLARE LOOP POINT
                         SCOPE
   10 001006
                                             ; SET R/W BITS
                         MOVB #-1, (R1)
   11 001010 112711
            177777
                                            ; GET CSR AS WORD
                         MOV (R1), RØ
   12 001014 011100
                               #<ST2F+377>,R0 ; IGNORE LOW BYTE
                         BIC
   13 001016 042700
            100377
                                             ; TEST BITS
                               R2, R0
                         XOR
   14 001022 074200
                                             ; OK - SKIP ERROR
                         BEQ
                                1$
   15 001024 001402
   16
                   17
   18
                         ERROR CODE 4 - HIGH BYTE LOADED DURING
   19
                                       A LOW BYTE OPERATION
   20
   21
                   22
   23
                                            ; REPORT ERROR
                          ERROR 4, REG
   24 001026
   25
                                             ; CLEAR CSR
                                (R1)
   26 001032 005011 1$:
                          CLR
                                             ; INIT. TEST REGISTER
                               R2
                          CLR
    27 001034 005002
                                             ; POINT TO HIGH BYTE
                          INC
                               R1
   28 001036 005201
                                             ; DECLARE LOOP POINT
                          SCOPE
    29 001040
                                             ; SET R/W BITS
                                #-1,(R1)
                          MOVB
    30 001042 112711
             177777
                                             ; GET CSR AS WORD
                          MOV -1(R1), R0
    31 001046 016100
             177777
                          BIC #<177400+0VFL0+G0>, R0
    32 001052 042700
             177601
                                             ; TEST BITS
                                R2, R0
                          XOR
    33 001056 074200
                                             ; OK - SKIP ERROR
                                 2$
                          BEQ
    34 001060 001402
                   35
    36
    37
                          ERROR CODE 5 - LOW BYTE LOADED DURING
    38
                                       A HIGH BYTE OPERATION
    39
                    40
    41
    42
                                             ; REPORT ERROR
                          ERROR 5, REG
    43 001062
    44
                   2$: EXIT
```

45 801066

T2769 TST-11 MODULE MACRO V03.02B 9-JAN-79 12:12:40 PAGE 9

```
BUFFER PRESET REGISTER BITS
                       . SBTTL TEST 4: BUFFER PRESET REGISTER BITS
1
2
                ; THIS TEST VERIFIES THE OPERATION OF THE BUFFER PRESET
3
                ; REGISTER UNDER ALL ALLOWABLE BIT COMBINATIONS
4
5
                                          GET ADDRESS
         013701 TEST4: MOV
                              @#BASE, R1
6 001070
         000542
                       CLR
                              (R1)
                                            ; SET MODE 0
         005011
7 001074
                                           ; BUMP POINTER
                              #2,R1
8 001076 062701
                       ADD
         000002
                                            ; INIT. TEST REGISTER
                              R2
9 001102
        005002
                       CLR
10 001104 005003
                       CLR
                              R3
                                            ; ITERATION COUNT
                                            > DECLARE LOOP POINT
                       SCOPE
11 001106
12 001110 010211 1$:
                                            ; SET BITS
                              R2, (R1)
                       MOV
                                            ; GET BITS
                       MOV
                              (R1), R0
13 001112 011100
                                            ; TEST BITS
                       XOR:
                              R2, R0
14 001114 074200
                                            ; OKAY - NEXT STATE
15 001116 001402
                       BEQ
                              2$
16
                17
18
                       ERROR CODE 6 - BIT ERROR, BPR
19
                j
20
                21
22
                                            ; REPORT ERROR
                       ERROR 6, REG
23 001120
24
                                           ; NEXT STATE
                              R2
25 001124 005202
                       INC
               2$:
                                            ; LOOP UNTIL DONE
                       SOB
                              R3,1$
26 001126 077310
```

. . .

EXIT

TST-11 MODULE MACRO V03. 02B 9-JAN-79 12:12:40 PAGE 10

769

```
. SBTTL TEST 5: BINITL ACTION
1
2
                ; THIS TEST VERIFIES THAT THE BINITL SIGNAL CLEARS
3
4
                 THE PROPER CSR AND BPR BITS.
5
6
               TEST5:
                      MOV
                             @#BASE, R1
                                          ; GET ADDRESS
7 001132
         013701
         000542
                                          INIT TEST REGISTER
         005002
                      CLR
                             R2
8 001136
                                          ; DECLARE LOOP POINT
9 001140
                      SCOPE
                             #-1,(R1)
                                          SET BITS
10 001142 012711
                      MOV
         177777
                                          ; CLEAR BITS
11 001146
                      RESET
         000005
                                          ; GET BITS
                             (R1), R0
12 001150 011100
                      MOV
                                          ; OKAY - ALL ZERO
13 001152 001402
                             1$
                      BEQ
14
15
                 16
                      ERROR CODE 7 - BINITL DOES NOT CLEAR
17
                                    CSR BITS
18
19
                 20
21
                             7, REG
                                          ; REPORT ERROR
22 001154
                      ERROR
23
                                          ; BUMP POINTER
                      ADD
                             #2, R1
24 001160
         062701
                1$:
         000002
                      SCOPE
                                          ; DECLARE LOOP POINT
25 001164
                                          ; SET BITS
                             #-1,(R1)
         012711
                      MOV
26 001166
         177777
                                          ; CLEAR BITS
27 001172 000005
                      RESET
                                          ; GET BITS
         011100
                      MOV
                             (R1), R0
28 001174
                      BEQ
                             2$
                                          ; OKRY - ALL ZERO
         001402
29 001176
30
                31
32
                į
                      ERROR CODE 10 - BINITL DOES NOT CLEAR
33
                                    BPR BITS
34
                j
35
                36
37
                                         ; REPORT ERROR
                      ERROR
                             10, REG
38 001200
39
                                          ; ALL DONE
40 001204
                2$:
                      EXIT
```

12769 TST-11 MODULE MACRO V03.02B 9-JAN-79 12:12:40 PAGE 11

ST 5:

BINITL ACTION

```
TEST 6: CLOCK COUNT REGISTER
                                                                                  . SBTTL TEST 6: CLOCK COUNT REGISTER
               1
               2
               3
                                                              ; THIS TEST VERIFIES THAT THE BUFFER PRESET REGISTER
               4
                                                              ; CAN BE PROPERLY TRANSFERRED TO THE CLOCK COUNT
              5
                                                              * REGISTER.
               7 001206
                                         013701 TEST6: MOV
                                                                                                        9#BASE, R1
                                                                                                                                                ; GET ADDRESS
                                         000542
              8 001212
                                                                                  MOV
                                        010103
                                                                                                        R1, R3
                                                                                                                                               ; GENERATE BPR ADDRESS
              9 001214 062703
                                                                                  ADD
                                                                                                      #2, R3
                                        000002
                                                                                                R4
            10 001220 005004
                                                                                                                                                 ; ITERATION COUNT
                                                                                  CLR
            11 001222 005002
                                                                                  CLR
                                                                                                       R2
                                                                                                                                                 ; INIT TEST REGISTER
                                                                                  SCOPE
            12 001224
                                                                                                                                                 DECLARE LOOP POINT
            13 001226 005011 1$:
                                                                                                  (R1)
R2, (R3)
                                                                                  CLR
                                                                                                                                                 ; SET MODE 0
            14 001230 010213
                                                                                                                                               ; LOAD BPR
                                                                                  MOV
            15 001232 052711
                                                                                  BIS
                                                                                                     #GO,(R1)
                                                                                                                                                TRANSFER TO CCR.
                                        000001
           16 001236 052711
                                                                                 BIS
                                                                                                     #<DIO+RATEO+MODE2+GO>, (R1)
                                         004005
            17 001242 052711
                                                                                  BIS
                                                                                                       #MST2, (R1)
                                        001000
                                                                                                  (R3), R0
                                                                                                                                              . GET CLOCK COUNT
           18 001246 011300
                                                                                  MOV
            19 001250 074200
                                                                                  XOR
                                                                                                       R2, R0
                                                                                                                                                ; CHECK
            20 001252 001402
                                                                                  BEQ
                                                                                                       2$
                                                                                                                                                 ; OKAY- SKIP ERROR
            21
                                                             ; **********************
            22
            23
           24
                                                                                  ERROR CODE 11 - BIT ERROR, CLOCK COUNT
           25
           26
                                                             g interpretation of the algorithm of the
           27
           28 001254
                                                                                  ERROR 11, REG
                                                                                                                                               ; REPORT ERROR
           29
                                                                                                                                              ; NEXT STATE
           30 001260 005202 2$:
                                                                                  INC
                                                                                                       R2
                                                                                                                                              ; LOOP BACK
           31 001262 077417
                                                                                  SOB
                                                                                                       R4, 1$
```

•

EXIT

D1:769 TST-11 MODULE MACRO V03.02B 9-JAN-79 12:12:40 PAGE 12

```
. SBTTL TEST 7: CLOCK STATE TRANSITIONS
1
2
                , THIS TEST, USING MAINT ST1, VERIFIES THAT THE CLOCK
3
                ; CAN BE INCREMENTED PROPERLY.
4
                              @#BASE, R1
                TEST7: MOV
                                           ; GET BASE ADDRESS
6 001266
         013701
         000542
                                            ; INIT TEST REGISTERS
                       MOV #1, R2
7 001272
         012702
         000001
8 001276
         005003
                       CLR
                              R3
                                            ; DECLARE LOOP POINT
9 001300
                       SCOPE
                       CLR
                              (R1)
                                            ; CLEAR CSR
10 001302 005011 1$:
                              R3,2(R1)
                                            ; LOAD BPR
11 001304 010361
                       MOV
         000002
                       MOV #<RATE6+MODE0+GO>, (R1)
12 001310
         012711
         000061
                                            ; GENERATE ST1
13 001314
         052711
                       BIS
                              #MST1,(R1)
         000400
                              #<DIO+RATEO+MODE2+GO>, (R1)
         052711
                       BIS
14 001320
         004005
                                            ; CLOCK TO BPR
15 001324 052711
                       BIS
                              #MST2, (R1)
         001000
                              2(R1), R0
                                            ; GOT IT
16 001330 016100
                       MOV
         000002
                                            ; CHECK IT
17 001334 074200
                       XOR
                              R2, R0
                                             ; OKAY - NEXT STATE
18 001336 001402
                        BEQ
                               2$
19
                 20
21
                        ERROR CODE 12 - CLOCK STATE TRANSITION ERROR
22
                j
23
                 24
25
                                            ; REPORT ERROR
                        ERROR 12, REG
26 001340
27
                                            ; NEXT STATE
                               R2
                 2$:
                        INC
28 001344 005202
                               R3
                        INC
29 001346 005203
                                             ; IF ZERO THEN DONE
                               1$
                        BNE
30 001350 001354
```

T2769 TST-11 MODULE MACRO V03. 02B 9-JAN-79 12:12:40 PAGE 13

EST 7: CLOCK STATE TRANSITIONS

```
T1 '69 TST-11 MODULE MACRO V03. 02B 9-JAN-79 12:12:40 PAGE 14
IST 10: OVERFLOW BIT
                        SBTTL TEST 10: OVERFLOW BIT
   1
   2
                 ; THIS TEST VERIFIES THAT THE OVERFLOW BIT FUNCTIONS
   3
                 ; PROPERLY IN MODES 0 AND 1.
   4
                              @#BASE, R1 ; GET ADDRESS
                 TEST10: MOV
   6 001354
           013701
           000542
                        SCOPE
                                          ; DECLARE LOOP POINT
   7 001360
                                          ; CLEAR CSR
                        CLR
                              (R1)
           005011
   B 001362
                                          ; LOAD BPR
                             #-1,2(R1)
                        MOV
   9 001364
           012761
           177777
           000002
                        MOV #<RATE6+MODE0+GO>, (R1)
           012711
   10 001372
           000061
                             #MST1, (R1) ; GENERATE ST1
                        BIS
           052711
   11 001376
           000400
                                          ; OVERFLOW SET?
                        TSTB
                             (R1)
   12 001402 105711
                                          ; YES - SKIP ERROR
                              1$
   13 001404 100401
                        BMI
   14
                  15
   16
                        ERROR CODE 13 - OVERFLOW FLAG NOT SET
   17
   18
                  19
   20
                                          ; REPORT ERROR
                        ERROR 13
   21 001406
   22
                        BIT #GO, (R1); GO BIT CLEARED?
                 1$:
   23 001410
           032711
           000001
                                          ; YES - SKIP ERROR
                        BEQ
                              2$
           001401
   24 001414
   25
                  26
   27
                        ERROR CODE 14 - GO BIT NOT CLEARED BY
   28
                  j
                                     OVERFLOW IN MODE 0
   29
   30
                  31
   32
                                          ; REPORT ERROR
                        ERROR 14
   33 001416
```

```
EST 10: OVERFLOW BIT
                                        ; DECLARE LOOP POINT
                      SCOPE
                2$:
   1 001420
                             (R1)
                                         ; CLEAR CSR
                       CLR
   2 001422 005011
                                         ; LOAD BPR
                       MOY
                             #-1,2(R1)
   3 001424
          012761
           177777
          000002
                            #<RATE6+MODE1+GO>, (R1)
                       MOY
   4 001432
          012711
          900063
                             #MST1, (R1) ; GENERATE ST1
                       BIS
   5 001436
          052711
          000400
                                         ; OVERFLOW FLAG SET?
                             (R1)
   6 001442
          105711
                       TSTB
                                         ; YES - SKIP ERROR
   7 001444 100401
                       BMI
                             3$
   8
                 9
  10
                     PERROR CODE 15 - OVERFLOW FLAG NOT SET
  11
                 j
  12
                 13
  14
                             15
                                        ; REPORT ERROR
                       ERROR
  15 001446
  16
                           #G0/(R1)
                                       ; GO BIT CLEARED?
  17 001450
          032711
                 3$:
                       BIT
           000001
                                        ; NO - SKIP ERROR
                       BNE
                             45
  18 001454 001001
  19
                 20
  21
                       ERROR CODE 16 - GO BIT CLEARED BY
  22
                 j
                                   OVERFLOW IN MODE 1
  23
                 j
  24
                 j
                 25
  26
                 į
                                        ; REPORT ERROR
                       ERROR
                             16
  27 001456
  28
                                         ; ALL DONE
```

4\$:

29 001460

T2769 TST-11 MODULE MACRO V03.02B 9-JAN-79 12:12:40 PAGE 15

```
TEST 11: CLOCK COUNTING, MODE 0
                          . SBTTL TEST 11: CLOCK COUNTING, MODE 0
    1
    2
                    ; THIS TEST VEIFIES THAT THE CLOCK COUNTS AT THE 1MHZ,
    3
                    ; 100 KHZ, 10KHZ, 1KHZ, 100HZ, AND BEVENT RATES.
    4
                                O#BRSE, R1
                                             # GET ADDRESS
    6 001462 013701 TEST11: MOV
             000542
                                              ; ITERATION COUNT
            912704
                          MOV
                                #€, R4
    7 001466
             300006
                          MOV #CRATE1+MODE0+GO>, R2
    8 001472 012702
             999911
                                               ; GENERATE SPECIAL CSR
    9 001476
             010203 1$:
                          MOV
                                R2, R3
                                #<DIO+RATE0+MODE2+GO>, R3
   10 001500
             952793
                          BIS
             004005
                                               ; DECLARE LOOP POINT
                         SCOPE
   11 001504
                               (R1)
2(R1)
   12 001506 005011
                          CLR
                                               ; CLEAR CSR
                                               ; CLEAR BPR
   13 001510 005061
                          CLR
             800002
                         MOV R2, (R1)
                                              ; SET RATE
   14 001514 010211
                                              ; DELRY
   15 001516 005000
                          CLR
                                RØ
                                 RØ, 2$
   16 001520 077001 24:
                          SOB
                          MOV
                                (R1), R0
                                              ; SAVE CSR
   17 001522 011100
                          MOV
                                R3, (R1)
                                              ; READ CLOCK
   18 901524 910311
                          BIS #MST2, (R1)
                                              ; AFTER ST2"
   19 001526 052711
             001000
                                              ; DID IT COUNT?
                         TST 2(R1)
   20 001532 005761
             900002
                                              ; YES - CONTINUE
                                 3$
                          BNE
   21 001536 001004
                                               ; PERHAPS THERE WAS
                                 RØ
                          TSTB
   22 001540 105700
                                               ; OVERFLOW
                                 3$
   23 001542 100402
                          BMI
   24
                    25
   26
                          ERROR CODE 17 - CLOCK DIDN'T COUNT
   27
                    3
   28
                    29
   30
                    į
                          ERROR 17, CLOCK ; REPORT ERROR
   31 001544
   32
                                           ; GENERATE NEXT STATE
                         ADD #10, R2
   33 001550 062702 3$:
             990010
                          CMP
                                 #CRATE6+GO>, R2 ; SKIP ST1 RATE
   34 001554 022702
             999961
                          BEQ
                                 3$
   35 001560 001773
                          SOB R4,1$
                                              ; LODP UNTIL DONE
   36 001562 077433
```

37 001564

∠769 TST-11 MODULE MACRO V03.02B 9-JAN-79 12:12:40 PAGE 16

```
. SBTTL TEST 12: CLOCK COUNTING, MODE 0
 2
 3
                   THIS TEST VERIFIES THAT THE CLOCK DOES NOT COUNT WHEN
 4
                  ; THE STOP RATE IS SELECTED.
 5
 6 001566
           013701
                  TEST12: MOV
                                @#BASE, R1
                                              J GET ADDRESS
           000542
 7 001572
                         SCOPE
                                               ; DECLARE LOOP POINT
 8 901574
          005011
                         CLR
                                (R1)
                                               > CLEAR CSR
 9 001576
          005061
                         CLR
                                2(R1)
                                               J CLEAR BPR
          900002
10 001602
          012711
                         MOV
                                #CRATE0+MODE0+GO>, (R1)
          000001
11 001606
          052711
                         BIS
                                #MST1,(R1)
                                              GENERATE ST4
          000400
12 001612
          005000
                         CLR
                                RØ
                                               ; WAIT
13 001614
          077001 1$:
                         SOB
                                R0,1$
14 001616
          011100
                         MOV
                                (R1), R0
                                               ; SAVE CSR
15 001620
          012711
                         MOV
                                #<DIO+RATEØ+MODE2+GO>, (R1)
          004005
16 001624
          052711
                         BIS
                                #MST2, (R1)
                                              GENERATE ST2
          001000
17 001630
          005761
                         TST
                                2(R1)
                                              # DID IT COUNT?
          000002
18 001634
          001002
                        BNE
                                2$

yes - error

19 001636 105700
                         TSTB
                                RØ
                                              OVERFLOW?
20 001640 100002
                        BPL
                                3$
                                               ; NO - SKIP ERROR
21
22
                 23
24
                        ERROR CODE 21 - CLOCK COUNTED WHEN STOP
25
                                       RATE WAS SELECTED
26
27
                 28
29 001642
                 2$:
                        ERROR
                                21, CLOCK
                                             . REPORT ERROR
30
```

72769 TST-11 MODULE MACRO V03.02B 9-JAN-79 12:12:40 PAGE 17

EST 12: CLOCK COUNTING, MODE 0

31 001646

3\$:

EXIT

```
. SBTTL TEST 13: CLOCK COUNTING, MODE 1
 2
 3
                ; THIS TEST VERIFIES THAT THE CLOCK WILL COUNT IN
 4
                ; MODE 1.
 5
 6 001650
        013701
               TEST13: MOV
                            @#BASE,R1 . GET ADDRESS
         000542
 7 001654
                       SCOPE
                                           ; DECLARE LOOP POINT
 8 001656
        005011
                       CLR
                             (R1)
                                           ; CLEAR CSR
 9 001660 012761
                       MOV
                             #-1,2(R1)
                                           ; LOAD BPR.
         177777
         000002
10 001666 012711
                      MOY
                             #<RATE1+MODE1+GO>, (R1)
         000013
11 001672 005000
                      CLR
                             RØ
                                           ; WAIT
12 001674
        077001 1$:
                       SOB
                             RØ 1$
13 001676 105711
                       TSTE
                             (R1)
                                           # OVERFLOW?
14 001700 100402
                      BMI
                             2$
                                           ; YES - SKIP ERROR
15
16
                17
18
                      ERROR CODE 22 - CLOCK DIDN'T OVERFLOW
19
20
                21
                i
22 001702
                            22, CLOCK
                      ERROR
                                          - ; REPORT ERROR
23
24 001706
               2$:
                      EXIT
```

)1 769 TST-11 MODULE MACRO V03. 028 9-JAN-79 12:12:40 PAGE 18

TE T 13: CLOCK COUNTING, MODE 1

```
EST 14: MAINTENANCE ST2
                            . SBTTL TEST 14: MAINTENANCE ST2
    1
    2
    3
                      THIS TEST VERIFIES THAT BITS 15 AND 0 CAN BE
                     ; PROPERLY EXERCISED BY THE MAINTENANCE ST2 BIT.
    4
    5
                     TEST14: MOV
                                    @#BASE, R1
                                                  ; GET ADDRESS
    6 001710
             013701
             000542
                            CLR
                                    (R1)
                                                  ; CLEAR CSR
    7 001714
             005011
                                                  ; INIT. TEST REGISTER
    8 001716
             012702
                            MOV
                                    #<ST2F+G0>, R2
             100001
                                                   ; DECLARE LOOP POINT
    9 001722
                            SCOPE
                                                          ; SET GO BIT
   10 001724
                            MOV
                                    #GO, (R1)
             012711
             000001
   11 001730
             052711
                            BIS
                                    #MST2, (R1)
                                                  ; GENERATE ST2
             001000
                                                  ; GET CSR
   12 001734
             011100
                            MOV
                                    (R1), R0
                                                  ; TEST BITS
   13 001736 074200
                            XOR
                                    R2, R0
                                                  ; GOOD - SKIP ERROR
   14 001740
             001402
                            BEQ
                                    1$
   15
                       16
   17
                     į
                            ERROR CODE 23 - ST2 FAILED TO SET B11 15
   18
                     j
   19
                       ********************
   20
   21
                            ERROR
                                    23, REG
                                                  ; REPORT ERROR
   22 001742
   23
                                                  ; CLEAR CSR
   24 001746
             005011
                            CLR
                                    (R1)
                     1$:
                            MOV
                                    #<ST2F+G0>, R2
   25 001750
             012702
             100001
                                                   ; DECLARE LOOP POINT
   26 001754
                            SCOPE
                                    #5T2G, (R1)
                                                  ; ST2 GO ENE
                            MOV
   27 001756 012711
             020000
                                                  ; GENERATE ST2
   28 001762
             052711
                            BIS
                                    #MST2, (R1)
             001000
                            MOV
                                    (R1), R0
                                                  ; GET CSR
   29 001766
             011100
                                                   ; TEST BITS
                                    R2, R0
   30 001770 074200
                            XOR
                                                   ; GOOD - SKIP ERROR
                            BEQ
                                    2$
   31 001772 001402
   32
                       ******************
   33
   34
                            ERROR CODE 24 - ST2 FAILED TO SET GO BIT
   35
                     j
                                           AND/OR CLEAR ST2 GO ENABLE
   36
   37
                       *******************
   38
   39
   40 001774
                                    24, REG ; REPORT ERROR
                            ERROR
   41
```

42 002000

2\$:

EXIT

T2769 TST-11 MODULE MACRO V03. 02B 9-JAN-79 12:12:40 PAGE 19 .

```
1
                         . SBTTL TEST 15: INTERRUPT ON OVERFLOW
 2
 3
                    THIS TEST VERIFIES THAT THE CLOCK CAN INTERRUPT THE
 4
                  ; PROCESSOR PROPERLY ON OVERFLOW.
 5
 6 002002
          013701
                  TEST15: MOV
                                 @#BASE, R1
                                               GET ADDRESS
          000542
 7 002006
          005011
                         CLR
                                 (R1)
                                               ; CLEAR CSR
 8 002010
          013703
                         MOV
                                @#VECTOR, R3
                                               J GET VECTOR ADDRESS
          000544
 9 002014
                         RELMOV
                                #2$, RØ
                                               ; GENERATE ISR ADDRESS
10 002022
          010013
                         MOV
                                R0, (R3)
                                               ; SAVE
11 002024
          005004
                         CLR
                                R4
12 002026
          012705
                         MOV
                                #PR7, R5
          000340
13 002032
                         SCOPE
                                               ; DECLARE LOOP POINT
14 002034
          012761
                         MOV
                                #-1,2(R1)
                                               ; LOAD BPR
          177777
          000002
15 002042
          012711
                         MOY
                                #<INTOV+RATE6+MODE0+GO>, (R1)
          900161
16 002046
          052711
                         BIS
                                #MST1, (R1)

    GENERATE ST1

          000400
17 002052
          105711
                         TSTB
                                (R1)
                                               JOVERFLOW SET?
18 002054
          100402
                         BMI
                                1$
                                               ; YES - CONTINUE
19
20
                   ******************
21
22
                         ERROR CODE 25 - OVERFLOW BIT NOT SET
23
24
                   25
26 002056
                         ERROR
                                25
                                               ; REPORT ERROR
27 002060
          000410
                         BR
                                3$
                                               ; CAN'T CONTINUE
28
29 002062
          106404
                         MTPS
                                R4
                                               ; ENABLE INTERRUPTS
30 002064
          000240
                         NOP
                                               ; WINDOW
31 002066
          106405
                         MTPS
                                R5
                                               ; DISABLE INTERRUPTS
32
33
                   i
34
35
                         ERROR CODE 26 - NO INTERRUPT ON OVERFLOW
                 j
36
37
                   38
39 002070
                        ERROR
                                26
                                               ; REPORT ERROR
40 002072
          800403
                        BR
                                3$
                                               ; CAN'T CONTINUE
41
42 002074
          062706
                 2$:
                        ADD
                                #4, SP
                                               ; RESTORE STACK
          000004
43 002100
          005011
                        CLR
                                (R1)
                                               ; CLEAR CSR
44 002102
                 3$:
                        EXIT
```

```
T2769 TST-11 MODULE MACRO V03.02B 9-JAN-79 12:12:40 PAGE 21
EST 16: INTERRUPT ON ST2
                            . SBTTL TEST 16: INTERRUPT ON ST2
                      THIS TEST VERIFIES THAT THE CLOCK CAN INTERRUPT THE
    2
    3
                     ; PROCESSOR PROPERLY ON AN ST2 PULSE.
    4
                                                  , GET ADDRESS
                                   @#BASE, R1
                    TEST16: MOV
    6 002104
             013701
             000542
                                                  ; CLEAR CSR
                            CLR
                                   (R1)
             005011
    7 002110
                                                  ; GET VECTOR ADDRESS
                                   #WECTOR, R3
                            MOV
             013703
    8 002112
             000544
                                                  ; ADJUST VECTOR
                                   #4, R3
                            ADD
    9 002116
             062703
             000004
                                                 ; GENERATE ISR ADDRESS
                            RELMOV #2$, RØ
   10 002122
                                                 ; SAVE
                            MOV
                                   RØ, (R3)
   11 002130 010013
                                   R4
                            CLR
   12 002132 005004
                            MOV
                                   #PR7, R5
   13 002134
             012705
             000340
                                                  ; DECLARE LOOP POINT
                            SCOPE
   14 002140
                                    #(INT2+GO>, (R1); LOAD CSR
                            MOV
             012711
   15 002142
             040001
                                                  ; GENERATE ST2
                                    #MST2, (R1)
                            BIS
             052711
   16 002146
             001000
                                                  ; ST2 SET?
                                   (R1)
                            TST
             005711
   17 002152
                                                  ; YES - CONTINUE
                            BMI
                                    1$
             100402
   18 002154
   19
                     20
                     į
   21
                            ERROR CODE 27 - ST2 NOT SET
   22
                     į
   23
                      ******************************
   24
    25
                                                   ; REPORT ERROR
                            ERROR
                                    27
    26 002156
                                                   ; CAN'T CONTINUE
                                    3$
    27 002160 000410
                             BR
    28
                                                   ; ENABLE INTERRUPTS
                                    R4
                             MTPS
    29 002162 106404
                     1$:
                                                   ; WINDOW
                             NOP
    30 002164
              000240
                                                   ; DISABLE INTERRUPTS
                                    R5
                             MTPS
    31 002166 106405
    32
                     33
    34
                             ERROR CODE 30 - NO INTERRUPT ON ST2
    35
    36
                       *************************************
    37
    38
                                                   ; REPORT ERROR
                             ERROR
                                    30
    39 002170
                                                   ; CAN'T CONTINUE
                                    3$
                             BR
    40 002172
              000403
    41
                                                  ; RESTORE STACK
                                    #4, SP
                             ADD
              062706
                     2$:
    42 002174
              666664
                                                  ; CLEAR CSR
```

(R1)

CLR

EXIT

005011

3\$:

43 002200

```
.769 TST-11 MODULE MACRO V03.02B 9-JAN-79 12:12:40 PAGE 22
TEST 17: FLAG OVERRUN BIT
                                                                                     . SBTTL TEST 17: FLAG OVERRUN BIT
               1
               2
                                                               ; THIS TEST VERIFIES THAT THE FOR BIT IN THE CSR.
               3
                                                               ; OPERATES PROPERLY.
               4
                                                                                                          @#BASE, R1
                                                                                                                                                GET ADDRESS
                                          013701
                                                             TEST17: MOV
               6 902204
                                          000542
               7 002210
                                                                                     SCOPE
                                                                                                                                                     ; DECLARE LOOP POINT
                                                                                     CLR
                                                                                                                                                     ; CLEAR CSR
               8 002212
                                          005011
                                                                                                         (R1)
              9 002214
                                          012711
                                                                                    MOV
                                                                                                          #GO, (R1)
                                                                                                                                                     ; SET GO BIT
                                          000001
            10 002220
                                                                                    BIS
                                                                                                          #MST2, (R1) ; GENERATE ST2
                                          052711
                                          901000
            11 002224
                                          052711
                                                                                    BIS
                                                                                                          #MST2,(R1)
                                                                                                                                                  ; GENERATE ANOTHER
                                          001000
            12 002230
                                         032711
                                                                                    BIT
                                                                                                          #<FOR+ST2F>,(R1)
                                          110000
            13 002234
                                         001001
                                                                                     BNE
                                                                                                                                                      ; YES - SKIP ERROR
                                                                                                          1$
            14
                                                               15
            16
                                                                                    ERROR CODE 31 - FLAG OVERRUN BIT/ST2 FLAG
            17
                                                               į
            18
                                                                                                                                NOT SET AS EXPECTED
            19
            20
                                                               g and expension personal expension properties of expension personal expension properties of expension personal expension person
            21
                                                                                                                                                      ; REPORT ERROR
            22 002236
                                                                                     ERROR
                                                                                                          31
            23
            24 002240
                                         042711 1$:
                                                                                     BIC
                                                                                                          #GO/(R1)
                                                                                                                                                   ; CLEAR GO BIT
                                          800001
                                                                                                          #GO, (R1) ; SET GO BIT
            25 002244
                                          052711
                                                                                    BIS
                                          000001
                                                                                     BIT
                                                                                                          #<FOR+ST2F>,(R1)
            26 002250
                                          032711
                                          110000
            27 002254
                                         001401
                                                                                     BEQ
                                                                                                          2$
                                                                                                                                                      ; GOOD- SKIP ERROR
            28
                                                               29
            30
```

ERROR CODE 32 - FLAG OVERRUN BIT/ST2 FLAG

NOT CLEARED BY GO BIT

; REPORT ERROR

31

32 **3**3

34 35

36 002256

j

ERROR

```
2769 TST-11 MODULE MACRO V03.02B 9-JAN-79 12:12:40 PAGE 23
ST 17: FLAG OVERRUN BIT
                                              ; DECLARE LOOP POINT
                         SCOPE
                                              ; CLEAR CSR
                   2$:
   1 002260
                                (R1)
                          CLR
                                              ; LOAD BPR
            005011
   2 002262
                                #-1,2(R1)
                          MOY
            012761
   3 002264
            177777
                                #<RATE6+MODE1+GO>, (R1)
            000002
                          MOV
            012711
   4 002272
                                              ; GENERATE ST1
            000063
                                #MST1, (R1)
                          BIS
            052711
    5 002276
                                              ; OVERFLOW SET?
            000400
                                 (R1)
                          TSTE
                                              ; YES - CONTINUE
            105711
    6 002302
                                 3$
                          BMI
            100402
    7 002304
                     *******************
    8
    9
                          ERROR CODE 33 - OVERFLOW BIT NOT SET
   10
                   į
   11
                     **********************
   12
   13
                                               ; REPORT ERROR
   14
                                 33
                          ERROR
                                               ; CAN'T CONTINUE
   15 002306
                                 5$
                          BR.
             000412
   16 002310
                                              ; FOR BIT SET?
                                 #FOR, (R1)
   17
                          BIT
                    3$:
             032711
   18 002312
                                               ; NO - CONTINUE
             010000
                                 4$
                           BEQ
             001401
    19 002316
                    20
    21
                           ERROR CODE 34 - FLAG OVERRUN BIT SET WHEN
    22
                                        IT SHOULDN'T BE
    23
    24
                    25
    26
                                               ; REPORT ERROR
    27
                                  34
                           ERROR
    28 002320
                                               ; GENERATE ST1
                                  #MST1, (R1)
    29
                           BIS
                    45:
              952711
    30 002322
                                               ; FOR SET?
              000400
                                 #FOR, (R1)
                           BIT
              032711
    31 002326
                                                ; YES - SKIP ERROR
              010000
                                  5$
                           BNE
              001001
    32 002332
                      *******************************
    33
    34
                           ERROR CODE 35 - FLAG OVERRUN BIT NOT SET
    35
                     į
     36
                     37
     38
                                                ; REPORT ERROR
     39
                                  35
                            ERROR
     40 002334
     41
                            EXIT
```

5\$:

```
T1 69 TST-11 MODULE MACRO V03. 02B 9-JAN-79 12:12:40 PAGE 24
EST 20: OSCILLATOR
                          . SBTTL TEST 20: OSCILLATOR
    1
                   ; THIS TEST VERIFIES THAT CSR BIT 11 DISABLES THE
    3
                   ; INTERNAL OSCILLATOR, AND THAT THE MAINTENANCE
    4
                   ; OSCILLATOR BIT FUNCTIONS PROPERLY.
    5
    6
                              @#BASE, R1 ; GET ADDRESS
            013701 TEST20: MOV
    7 002340
             000542
                                #<RATE1+MODE0+GO>, R2
                          MOV
    8 002344
             012702
             000011
                                #CDIO+RATE1+MODE2+GO>, R3
                          MOV
    9 002350
            012703
             004015
                                               ; DECLARE LOOP POINT
                          SCOPE
   10 002354
                               (R1)
                                               ; CLEAR CSR
   11 002356 005011
                          CLR
                                               ; CLEAR BPR
                                 2(R1)
                          CLR
   12 002360 005061
             000002
                                              ; DISABLE OSCILLATOR
                          MOV
                                #DID,(R1)
   13 002364 012711
             004000
                                              ; TRY TO COUNT
                                R2, (R1)
   14 002370 050211
                          BIS
                                               ; WAIT
                          CLR
                                RØ
   15 002372 005000
                                 RØ, 1$
   16 002374 077001 1$:
                          SOB
                                              ; GET CSR
                                (R1),R0
R3,(R1)
                          MOV
   17 002376 011100
                                              ; READ CLOCK
                          MOV
   18 002400 010311
                                              ; GENERATE ST2
                          BIS
                                #MST2,(R1)
   19 002402 052711
             001000
                                               ; SHOULD BE ZERO
                          TST 2(R1)
   20 002406 005761
             0000002
                                               ; OOPS, ERROR
                          BNE
                                2$
   21 002412 001002
                                               ; CHECK OVERFLOW TOO
                                 RØ
                          TSTB
   22 002414 105700
                                               ; GOOD - NOT SET
                                 3$
                           BPL
   23 002416 100001
   24
                    25
    26
                           ERROR CODE 36 - CLOCK COUNTED WITH INTERNAL
    27
                                         OSCILLATOR DISABLED
    28
    29
                    30
    31
                                              ; REPORT ERROR
                    2$: ERROR 36
    32 002420
```

T2769 EST 2 0	TST-11 : OSCILL		MACRO	V03. 02 B	9-JAN-79 12:	12 : 40	PAGE 25
	0 02422		3\$:	SCOPE		;	DECLARE LOOP POINT
2		0 05011		CLR	(R1)	j	
3	0 02426	00 5061 00 0002		CLR	2(R1)	;	CLEAR BPR
4	0 02432	0 12711 0 04000		MOV	#DIO, (R1)	. j	DISABLE OSCILLATOR
5	002436	0 50211		BIS	R2, (R1)	;	TRY TO COUNT
6	002440	0050 00		CLR	RØ		
7	0 02442	0 52711 0 02000	4\$:	BIS	#MOSC, (R1)	j	GENERATE STROBE
8	002446	0770 03		SOB	RØ, 4\$		LOOP BACK
٩	002450	011100		MOV	(R1), R0	,	GET CSR
_	002452	010311		MOV	R3, (R1)	٠	
11	002454	0 52711		BIS	#MST2,(R1)	, ,	
**	0 02737	9 01000		D1 2	#PISTE/ (RI)	•	GENERALE 312
12	0 02460	0 05761 0 00002		T ST	2(R1)	j	DID IT COUNT?
13	002464	001003		BNE	5\$;	YES - ALL DONE
14	002466	105700		TSTB	RØ		OVERFLOW?
15	002470	100401		BMI	5 \$;	JUST AS GOOD
16			j			·	
17				*****	****	****	alic alic alic alic alic alic alic alic
18							
19			ز	ERROR (CODE 37 - OVER	FLOW I	BIT NOT SET
20			;				
21			, *****	******	*******	*****	ntententententententententententententen
22			j				
23	002472		•	ERROR	37	i	REPORT ERROR
24			j		_ •		Transfer of the Control of the Contr
	002474		5\$:	EXIT			

• ,

12 69 TST-11 MODULE MACRO V03. 02B 9-JAN-79 12:12:40 PAGE 26 21: FREQUENCY DIVIDERS

35 002602

1 . SBTTL TEST 21: FREQUENCY DIVIDERS 2 3 THIS TEST VERIFIES THAT THE ON-BOARD FREQUENCY DIVIDER 4 ARE FUNCTIONING PROPERLY. THIS INSURES THE ACCURACY OF 5 ; OF THE VARIOUS RATES. 6 7 002476 **0**00542 8 002502 RELMOV #DIVTAB, R3 . GET TABLE ADDRESS 9 002510 **012702** MOV #<RATE1+MODE0+GO>,R2 **0**00011 10 002514 SCOPE 1\$: DECLARE LOOP POINT **11 002516 011305** MOV (R3), R5 ; GET LSW OF COUNT 2(R3), R4 12 002520 **0**16304 MOV ; GET MSW OF COUNT **90**9992 13 002524 CLR **0**05011 (R1) > CLEAR CSR 14 002526 **0**05061 CLR 2(R1) ; CLEAR BPR **00**0002 15 002532 BIS **0**52711 #DIO, (R1) DISABLE OSCILLATOR **0**04000 16 002536 **95**9211 BIS R2, (R1) ; SET RATE 052711 2\$: BIS #MOSC, (R1) 17 002540 MAINT. OSCILLATOR **0**02000 18 002544 162705 SUB #1, R5 COUNT **00**0001 19 002550 **00**5604 SBC R4 **20 002552 103372** BCC 2\$ ∠¥ (R1),R0 21 002554 011100 MOV ; SAMPLE CSR **22 00255€** ; SAVE RATE PUSH R2 23 002560 **05**2716 #<DIO+MODE2+GO>, (SP) BIS **0**04005 24 002564 POP ; LOAD CSR (R1) ; GENERATE ST2 #MST2, (R1) 25 002566 **0**52711 BIS **001000** 26 002572 **0**22761 CMP ; CLOCK = 1? #1,2(R1) **90**0001 **00**0002 27 002600 001402 BEQ 3\$; YES - SKIP ERROR 28 29 ; ********************* 30 31 ERROR CODE 40 - DIVIDER DIDN'T DIVIDE j **3**2 **3**3 34

ERROR 40, CLOCK ; REPORT ERROR

T2769 TST-11 MODULE MACRO V03.02B 9-JAN-79 12:12:40 PAGE 27 EST 21: FREQUENCY DIVIDERS 1 00260€ 3\$: SCOPE > DECLARE LOOP POINT (R3), R5 **2 0**02610 **01130**5 MOY ; GET LSW OF COUNT 2(R3), R4 ; GET MSW OF COUNT **3 00**2612 **0**16304 MOV **00**0002 4 002616 162705 SUB #1, R5 SUBTRACT 1 **00**0001 **5 0**02622 **0**05604 SBC R4 ; CLEAR CSR **6 0**02624 **0**05011 CLR (R1) **7 00**2626 **0**05061 CLR 2(R1) CLEAR BPR **00**0002 8 002632 052711 BIS #DIO, (R1) ; DISABLE OSCILLATOR **0**04000 9 002636 050211 BIS R2,(R1) 10 002640 052711 4\$: BIS #MOSC,(R1) ; SET RATE > MAINT, OSCILLATOR **0020**00 COUNT

11 002644 162705 SUB #1,R5 **0**00001

12 002650 **0**05604 SBC R4 **13 0**02652 **1**03372 BCC 4\$ MOV **14 0**02654 **0**11100 (R1), R0

15 002656 PUSH R2 ; SAVE RATE **16 0**02660 **0**52716 BIS #CDIO+MODE2+GO>,(SP) **0040**05

17 002664 POF (R1) ; LOAD CSR **18 002666 052711** BIS #MST2, (R1) ; GENERATE ST2 **00100**0

19 002672 005761 TST 2(R1) ; COUNT = 0? **00**0002

20 002676 001402 BEQ 5≴ ; YES - SKIP ERROR 21

; SAMPLE CSR

22 · January of the property of t **2**3 · 24 ERROR CODE 41 - DIVIDER DIVIDED BY TOO 25 LITTLE (EARLY)

26 27 The affective and the affective affe 28

29 002700 ERROR 41, CLOCK ; REPORT ERROR 30

31 002704 062703 5\$: ADD #4, R3 ; BUMP TABLE POINTER **00**0004

32 002710 062702 ADD #10, R2 ; BUMP RATE . **00**0010

33 002714 022702 CMP #<RATE6+GO>, R2 ; DONE? **0**00061

34 002720 001275 BNE 1\$; NO - LOOP BACK

35 002722 EXIT 36

39

37 ; TABLE OF 32 BIT COUNT VALUES 38

.NLIST BIN DIVTAB: .WORD 11.0 ; DECIMAL 10 - 1 .WORD 143.0 ; DECIMAL 100 - 1 .WORD 1747.0 ; DECIMAL 1000 - 1 .WORD 23417.0 ; DECIMAL 10000 - 1 .WORD 103237.1 ; DECIMAL 100000 - 1 40 002724 DIVTAB: . WORD 11,0 41 002730

42 002734 43 002740 44 002744

45 LIST BIN

```
D1 1769 TST-11 MODULE MACRO V03. 028 9-JAN-79 12:12:40 PAGE 28
TEST 22: MODE 2 OPERATION
     1
                            . SBTTL TEST 22: MODE 2 OPERATION
     2
     3
                     ; THIS TEST USES THE MAINTENANCE OSCILLATOR AND THE
     4
                     , MAINTENANCE ST2 TO CHECK MODE 2 OPERATION.
     5
     6 002750
              013701
                     TEST22: MOV
                                    @#BASE,R1 ; GET ADDRESS
              000542
     7 002754
                            SCOPE
                                                  DECLARE LOOP POINT
     8 002756
              005011
                            CLR
                                    (R1)
                                                  ; CLEAR CSR
     9 002760
              005061
                            CLR
                                   2(R1)
                                                  ; CLEAR BPR
              000002
    10 002764
              012711
                            MOV
                                   #<DIO+RATE1+MODE2+GO>, (R1)
              004015
   11 002770
              012700
                            MOV
                                   #20. , R0
                                                 DO 20 PULSES
              000024
   12 002774
              052711 1$:
                            BIS
                                   #MOSC/(R1)
                                                 GENERATE PULSE
              002000
   13 003000
              077003
                            SOB
                                   RØ, 1$
   14 003002
              052711
                            BIS
                                   #MST2, (R1)
                                                 ; SAVE COUNT
              001000
   15 003006
              022761
                            CMP
                                   #2,2(R1)
                                                  ; COUNT = 2?
              000002
              000002
   16 003014 001401
                            BEQ
                                   2$
                                                  ; YES - SKIP ERROR
   17
   18
                      ***********************************
   19
   20
                            ERROR CODE 42 - CLOCK DIDN'T COUNT
                     j
   21
   22
                     23
   24 003016
                            ERROR
                                   42
                                                 ; REPORT ERROR
   25
   26 003020
             042711
                    2$:
                            BIC
                                   #ST2F, (R1)
                                                 🤳 CLEAR ST2 FLAG
              100000
   27 003024
             052711
                            BIS
                                   #MST2, (R1)
                                                 ; GENERATE ANOTHER ST2
              001000
   28 003030
             022761
                            CMP
                                   #2,2(R1)
                                                 ; COUNT STILL = 2?
             000002
              999992
   29 003036
             001401
                            BEQ
                                   3$
                                                  ; YES - EXIT
   30
   31
                      **************************************
   32
   33
                            ERROR CODE 43 - CLOCK WAS CLEARED WHEN
                     į
   34
                                           IT SHOULDN'T HAVE BEEN
   35
   36
```

37

39

38 003040

40 003042

į

3\$:

ERROR

EXIT

43

; REPORT ERROR

```
12769
EST 23: MODE 3 OPERATION
                             . SBTTL TEST 23: MODE 3 OPERATION
    1
    2
                       THIS TEST USES THE MAINTENANCE OSCILLATOR AND THE
    3
                     , MAINTENANCE ST2 TO CHECK MODE 3 OPERATION
    4
                                                  , GET ADDRESS
                     TEST23: MOV
                                    @#BASE, R1
             013701
    6 003044
              000542
                                                    ; DECLARE LOOP POINT
                             SCOPE
    7 003050
                                                    ; CLEAR CSR
                             CLR
                                     (R1)
    8 003052
              005011
                                                    ; CLEAR BPR
                             CLR
                                     2(R1)
              005061
    9 003054
              0000002
                                     #<DIO+RATE1+MODE3+GO>, (R1)
                             MOV
              012711
   10 003060
              004017
                                                    ; DO 20 PULSES
                             MOV
                                     #20. , R0
   11 003064
              012700
              000024
                                                   ; GENERATE PULSE
                             BIS
                                     #MOSC, (R1)
              052711 1$:
   12 003070
              002000
                             SOB
                                     RØ, 1$
              077003
   13 003074
                                                   ; SAVE COUNT
                                     #MST2, (R1)
                             BIS
              052711
   14 003076
              901000
                                                    ; COUNT = 2?
                                     #2,2(R1)
                             CMP
              022761
   15 003102
              000002
              000002
                                                    ; YES - SKIP ERROR
                             BEQ
                                     2$
              001401
   16 003110
   17
                      18
    19
                             ERROR CODE 44 - CLOCK DIDN'T COUNT
                      į
    20
    21
                       ****************
    22
                      į
                      j
    23
                                                    ; REPORT ERROR
                             ERROR
                                     44
    24 003112
    25
                                                    ; CLEAR ST2 FLAG
                                     #5T2F, (R1)
                             BIC
              042711
                      2$:
    26 003114
              100000
                                                    ; GENERATE ANOTHER ST2
                                     #MST2, (R1)
                             BIS
    27 003120
              052711
              001000
                                                    ; COUNT = 0 NOW?
                              TST
                                     2(R1)
              005761
    28 003124
              000002
                                                    ; YES - EXIT
                                     3$
                              BEQ
              001401
    29 003130
    30
                        ***********************************
    31
    32
                      j
                              ERROR CODE 45 - CLOCK WASN'T CLEARED WHEN
    33
                      j
                                             IT SHOULD HAVE BEEN
    34
    35
                       **************************************
    36
    37
                                                    . REPORT ERROR
                              ERROR
                                     45
    38 003132
    39
```

3\$:

40 003134

MACRO V03. 02B 9-JAN-79 12:12:40 PAGE 29

TST-11 MODULE

Ti 769 TST-11 MODULE MACRO V03.02B 9-JAN-79 12:12:40 PAGE 30 EST 24: END OF LOGIC TESTS

A Service Service Constitution Control Service Service Control Control

```
1
                         . SBTTL TEST 24: END OF LOGIC TESTS
 2
 3
                  : THIS TEST IS USED TO FORCE THE TST-11 SEQUENCER TO
 4
                  ; RETURN TO COMMAND LEVEL. THE REMAINING TESTS REQUIRE
 5
                 : USER CONNECTIONS AND THUS MUST BE EXECUTED INDIVIDUALL
 6
 7 003136
                  TEST24: ESCAPE
 8
 9
10
. 11
                         . SBTTL TEST 25: ST2, ST1 OUTPUTS
12
13
                 ; THIS TEST PROVIDES CONTINUOUS HIGH SPEED PULSES
14
                 ; ON THE ST2 AND ST1 OUTPUTS FOR MEASUREMENT AND
15
                 ; OBSERVATION WITH AN OSCILLOSCOPE.
16
17 003140 013701 TEST25: MOV @#BASE, R1 ; GET ADDRESS
          000542
18 003144 005011
                        CLR (R1)
                                              ; CLEAR CSR
19 003146
                        KBEXIT
                                               SET UP KEYBOARD
20 003150 012711 1$:
                        MOV #<MST2+MST1>, (R1) ; STROBE
          001400
21 003154 000775
                        BR 1$
                                               ; LOOP BACK
22
23
24
25
                        . SBTTL TEST 26: OVERFLOW OUTPUT
2€
27
                 ; THIS TEST GENERATES CONTINUOUS HIGH SPEED PULSES
28
                 ; ON THE OVERFLOW OUTPUT FOR MERSUREMENT AND
29
                 ; OBSERVATION WITH AN OSCILLOSCOPE, EVERY TIME
30
                 ; A CHARACTER IS TYPED, THE RATE SELECT FIELD IS
31
                 ; INCREMENTED BY ONE.
32
33
34 003156 013701 TEST26: MOV
                               @#BASE,R1 ; GET ADDRESS
          000542
35 003162 012702
                         MOV
                                #CRATE1+MODE1+GO>, R2 ; INITIAL RATE
          000013
36 903166 905011 1$: CLR (R1)
                                              ; CLEAR CSR
37 003170
          012761
                         MOY
                                #-1,2(R1)
                                              ; PRESET BPR
          177777
          000002
38 003176 010211
                         MOY
                               R2, (R1)
                                             ; SET UP OUTPUT
39 003200
                        PRINT
                                CRATE, MODE = >
40 003220 010200
                        MOV
                                R2, R0
41 003222
                        OCT8
42 003224
                        CRLF
43 003226
                        TTYIN
                                               ; WAIT FOR CHARACTER
44 003230 062702
                               #10, R2
                        ADD
                                               ; NEXT RATE
          000010
45 003234 042702
                        BIC #177700, R2 ; PREVENT CARRIES
          177700
46 003240 000752
                       BR 1$
                                              LOOP BACK "
```

```
. SBTTL TEST 27: ST2 OUT TO ST1 IN
1
2
                  THIS TEST REQUIRES THAT SWITCH PACK S3 BE SET
3
                  ACCORDING TO THE FOLLOWING TABLE:
4
5
                        SWITCH 1 - OFF
6
                               2 - DN
7
                               3 - OFF
8
                               4 - OFF
9
                               5 - ON
10
                               6 - ON
11
                               7 - NOT USED
12
                               8 - NOT USED
13
14
                ; THIS SELECTS TTL THRESHOLDS AND POSITIVE SLOPE FOR
15
                 ; SCHMITT TRIGGER 1.
16
17
                 ; REMOVE ANY PREVIOUS JUMPERS AND JUMPER
18
19
                        PIN J1-SS (ST2 OUT) TO PIN J1-VV (ST1 IN)
20
21
22
                                             ; GET ADDRESS
23 003242 013701 TEST27: MOV
                               @#BASE, R1
         000542
                                             ; DECLARE LOOP POINT
                        SCOPE
24 003246
                               (R1)
                                             ; CLEAR CSR
                        CLR
25 003250 005011
                                              ; CLEAR BPR
                               2(R1)
                        CLR
26 003252
         005061
          000002
                               #<RATE6+G0>, (R1)
27 003256
          012711
                       MOV
          000061
                               #MST2, (R1) ; GENERATE ST2
                        BIS
          052711
28 003262
          001000
                               #<MODE2+GO>, (R1)
                        MOV
29 003266
         012711
          000005
                               #MST2, (R1) ; CHECK COUNTER
                        BIS
30 003272
          052711
          001000
                                              ; CORRECT?
                        CMP
                               #1,2(R1)
31 003276
         022761
                                                   .
          000001
          000002
                                              ; YES - SKIP ERROR
                        BEQ
                               1$
32 003304 001401
33
                 34
35
                 j
                        ERROR CODE 46 - ST1 WAS NOT RECEIVED,
36
                                       IT SHOULD HAVE BEEN
37
                 į
38
                 39
40
                                      ; REPORT ERROR
                               46
41 003306
                        ERROR
```

1\$:

42 003310

EXIT

T2769 TST-11 MODULE MACRO V03.02B 9-JAN-79 12:12:40 PAGE 31

EST 27: ST2 OUT TO ST1 IN

```
ELT 30: ST1 OUT TO ST2 IN
                          . SBTTL TEST 30: ST1 OUT TO ST2 IN
    2
    3
                   ; THIS TEST REQUIRES THAT SWITCH PACK S3 BE SET
    4
                   > ACCORDING TO THE FOLLOWING TABLE:
    5
    6
                          SWITCH 1 - OFF
    7
                                 2 - OFF
    8
                                 3 - OFF
    9
                                 4 - ON
   10
                                 5 - ON
   11
                                 6 - DN
   12
                                 7 - NOT USED
   13
                                 8 - NOT USED
   14
   15
                  THIS SELECTS TTL THRESHOLDS AND POSITIVE SLOPE FOR
   16
                  ; SCHMITT TRIGGER 2.
   17
   18
                  ; REMOVE ANY PREVIOUS JUMPERS AND JUMPER
   19
   20
                         PIN J1-UU (ST1 OUT) TO PIN J1-TT (ST2 IN)
                   j
   21
   22
   23 003312 013701 TEST30: MOV @#BASE, R1 ; GET ADDRESS
            000542
   24 003316 005011
                          CLR
                              (R1)
                                              ; CLEAR CSR
   25 003320
                          SCOPE
                                              DECLARE LOOP POINT
                                #GO,(R1)
   26 003322 012711
                          MOV
                                              ; SET GO BIT
            000001
   27 003326 052711
                          BIS
                                #MST1,(R1)
                                              ; GENERATE ST1
            000400
   28 003332 005711
                          TST
                                 (R1)
                                              ; ST2 FLAG SET?
   29 003334 100401
                                 1$
                          BMI
                                              ; YES - SKIP ERROR
   30
   31
                   32
   33
                          ERROR CODE 47 - ST2 WAS NOT RECEIVED,
                   j
   34
                                        IT SHOULD HAVE BEEN
   35
   36
                   37
   38 003336
                          ERROR 47
                                              ; REPORT ERROR
   39 003340
                   1$:
                          EXIT
   40
```

41

000001

. END

11 769 TST-11 MODULE MACRO V03. 028 9-JAN-79 12:12:40 PAGE 32

T2769 YMBOL	T	TST-11 MOD ABLE	VULE	MACRO	46	3. 02 B	9-JAN-79	12:12:	40 PAGE	32-1
	·				_	0004.4400		TEST10	0 01354R	0 02
		000542		12769		000144 R0 00 0012	ט שט נ	TEST11	001462F	_
		000001		LF	=	0 00012		TEST12	001566R	
		00 0002		LPERR	=	9 00002		TEST13	001650R	
11110	-	002000		LPTST MODEØ		9 999991		TEST14	001710F	
		004000		MODES		00 00000		TEST15	002002R	
		010 000		MODE2		0 000004		TEST16	002104R	
		020000	* .			000 0006		TEST17	002204R	
	=	040 000 1000 00		MOSC		002000		TEST2	000664R	9 02
				MST1		000400		TEST20	002340F	002
· · · —		9 00004		MST2		001000		TEST21	002476R	
		000010				010000		TEST22	002750F	
		99 9929		NORPLY		00 0260R	992	TEST23	003044F	902
		90 0040				000514	002	TEST24	0 03136F	
		000100				000314		TEST25	003140F	
		9 00200		PARAM		00 0266	902	TEST26	003156F	
	=	0 00400		PR7	_	0 00340	002	TEST27	003242F	
	=	0010 00 0 00474R	992	RATE0				TEST3	000776F	
CLOCK	_		902			000000		TEST30	003312F	
	=	9 00013	902			000020		TEST4	0 01070F	
CSRBIT		9 99993	002	RATE3		000030		TEST5	0 01132F	0 02
	=	0 00001		RATE4	=			TEST6	9 01206F	002
CTRLI	=	0 04000		RATE5				TEST?	0 01266F	0 02
DIO	=	0 04000	000	RATES				TPB	0 00000F	0 02
DIVTAE			002	RATE?				TSTALL	- 0 00010	
ERRNUM				RBUF	=				= 000 500	
FF	=			RCSR		177560			= 0 00520	
FOR	=			REG		000334R	0 02		= 0 00040	
G O	=	-		SPACE	=	0000040			= 00 0020	
HLTERR				ST2F		100000			= 0 00000F	RG 0 02
INHERF	<=		002	ST2G		020 000		VECTOR		
INIT	_	99 0144R	902	SWR		9 00540			= 177566	
INTOV	=			TEST1		00 0548	902		= 177564	
INT2	=	040000		12311	•	BESOLAN	. 502			
. AB S.		00000 0	000							
		20 0000	901							

DT2769 003342 **0**02 ERRORS DETECTED: 0

901

999999

VIRTUAL MEMORY USED: 2073 WORDS (9 PAGES) DYNAMIC MEMORY AVAILABLE FOR 74 PAGES


DX0:2769, DX1:2769=DX1:TST11. ML/M, DX1:2769. V01

H	# 249 · R	4-4-80	KY.C.	KLD
Fil	# 212	9-19-79	NY.C.	KED.
F	# 188	8-17-79	K.V.C.	K! A
E-1	W 173	7.3.79		
E	#145	2.8.79	K.F.C	K. E.D.
REVISION	ECO NO.	DATE	DWN	ENG


DRAWN:	DATE: 7-20-76	TITLE: SCHEMATIC
CHECKED:	DATE. 3-26-78	REAL TIME CLOCK
ENG:	DATE:	DT2769


EPO57


SHT. SIZE DWG.NO: REV. H




7.













THE SE THE CHICK AND SHEET OF A THOMS AND THE SE TH


	COOK WENT IN	PARTIE OF THE PARTIES	TREV
В	EPOS7	21020057	Н
ALE		9007 5 Y	r













	JI CONNECTED										
	SIGNAL NAME	F 780	SIGNAL HAME								
Įν	ST 1 IN	VV	ST LOVE L								
ŤŤ	81 2 14	135	BT 2 OUT								
R.R.	CLK OV L	17	GND_								
1	GND	1111									
ш		KK	••								
11		10 10									
匝		E									
D. 00		CC									
멜		_^^									
<u>e</u>		LY									
		W									
V		Įų,									
	SLOPE !	121									
51	Stope &	101									
2	1011	14									
4	POTZ	K									
1	+ 3 🗸	H									
L	GHP	E									
D		151									
B											



			TOM FORE	:ठारा	VECTOR		·
Cot	Monday 2108		LDER SIDE		HPONENT SIDE	901	DER SIDE
1212	SHAN JAHNS		SIGHEL MAME	717	SIGNAL HAME	PH	SIGNAL HAME
		BAZ		M		AA2	+5~
		005		ABI		A82	
CED		OC 5	D 640	RE I		AC2	D GND
(51)		803		ADI		102	
		CIII	DON'T ST	AET		ATZ	BD OUT L
		973	BOAL BL	AFI		BF2	
		217	BOAL 4L	AHI		ANT	BOINL
3		925	BOAL OL	TIE	DEND	AJ2	B SYNC L
नग		OK2	SPAL & L	ART		LAWS	BWT BTL
		013	BOAL TL	ALT		Lit	BIRGL
	D CHE	973	DOAL OL	AMI	D 6HD	M72	BEAK IL
		D17	BOAL DL.	ANI		477	BIAK OL
		2	DOAL IOL	201		202	88571
				ATT		492	POMG IL
	A M - 14	(III)		ABII		ASET	BO NO OL
	S GNO	न्ध		ATI	0 640	ATE	DINITL
WIL		S.	BOAL HL	TUA		AUZ	
BOLL	134	WI		AVI		AV2	

PIN (N)

1-0-0-0000 000 (DIRECTO 01-000)	2.5.	(000	TREM! NO			#07
**************************************		EF	2057	5105002	7	H
PT 0001-10 01111111 010 0100 0 - 00 1-00 01 01 10 10 110 10 0 011	SCAT	•			SHT 9 0) F 9



COMPONENT DESIGNATIONS

THESE SHAWINGS AND SPECIFICATIONS ARE THE PROPERTY OF BATA TRANSLATION, INC. AND SMALL NOT BE REPRODUCED, COPIED, OR USED AS THE BASIS OF MANUFACTURE OR BALE OF	SIZE	EPO57	DRAWING N		RE V
APPARATUS WITHOUT THE EXPRESS WRITTEN APPROVAL OF DATA TRANS- LATION INC	SCALE			SHEET 1 OF	7

